From: Jai Luthra <j-luthra@ti.com> To: Nishanth Menon <nm@ti.com>, Vignesh Raghavendra <vigneshr@ti.com>, Tero Kristo <kristo@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Andrew Davis <afd@ti.com>, Bryan Brattlof <bb@ti.com>, Dhruva Gole <d-gole@ti.com> Cc: <linux-arm-kernel@lists.infradead.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, Vaishnav Achath <vaishnav.a@ti.com>, Devarsh Thakkar <devarsht@ti.com>, Aradhya Bhatia <a-bhatia1@ti.com>, Jai Luthra <j-luthra@ti.com> Subject: [PATCH v2 1/4] arm64: dts: ti: k3-am62p: Fix memory ranges for DMSS Date: Tue, 20 Feb 2024 11:48:02 +0530 [thread overview] Message-ID: <20240220-am62p_csi-v2-1-3e71d9945571@ti.com> (raw) In-Reply-To: <20240220-am62p_csi-v2-0-3e71d9945571@ti.com> The INTR module for DMASS1 (CSI specific DMASS) is outside the currently available ranges, as it starts at 0x4e400000. So fix the ranges property to enable programming the interrupts correctly. Fixes: 29075cc09f43 ("arm64: dts: ti: Introduce AM62P5 family of SoCs") Reviewed-by: Vaishnav Achath <vaishnav.a@ti.com> Signed-off-by: Jai Luthra <j-luthra@ti.com> --- arch/arm64/boot/dts/ti/k3-am62p.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/ti/k3-am62p.dtsi b/arch/arm64/boot/dts/ti/k3-am62p.dtsi index d111e044bfdf..94babc412575 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62p.dtsi @@ -71,7 +71,7 @@ cbass_main: bus@f0000 { <0x00 0x43600000 0x00 0x43600000 0x00 0x00010000>, /* SA3 sproxy data */ <0x00 0x44043000 0x00 0x44043000 0x00 0x00000fe0>, /* TI SCI DEBUG */ <0x00 0x44860000 0x00 0x44860000 0x00 0x00040000>, /* SA3 sproxy config */ - <0x00 0x48000000 0x00 0x48000000 0x00 0x06400000>, /* DMSS */ + <0x00 0x48000000 0x00 0x48000000 0x00 0x06408000>, /* DMSS */ <0x00 0x60000000 0x00 0x60000000 0x00 0x08000000>, /* FSS0 DAT1 */ <0x00 0x70000000 0x00 0x70000000 0x00 0x00010000>, /* OCSRAM */ <0x01 0x00000000 0x01 0x00000000 0x00 0x00310000>, /* A53 PERIPHBASE */ -- 2.43.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Jai Luthra <j-luthra@ti.com> To: Nishanth Menon <nm@ti.com>, Vignesh Raghavendra <vigneshr@ti.com>, Tero Kristo <kristo@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Andrew Davis <afd@ti.com>, Bryan Brattlof <bb@ti.com>, Dhruva Gole <d-gole@ti.com> Cc: <linux-arm-kernel@lists.infradead.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, Vaishnav Achath <vaishnav.a@ti.com>, Devarsh Thakkar <devarsht@ti.com>, Aradhya Bhatia <a-bhatia1@ti.com>, Jai Luthra <j-luthra@ti.com> Subject: [PATCH v2 1/4] arm64: dts: ti: k3-am62p: Fix memory ranges for DMSS Date: Tue, 20 Feb 2024 11:48:02 +0530 [thread overview] Message-ID: <20240220-am62p_csi-v2-1-3e71d9945571@ti.com> (raw) In-Reply-To: <20240220-am62p_csi-v2-0-3e71d9945571@ti.com> The INTR module for DMASS1 (CSI specific DMASS) is outside the currently available ranges, as it starts at 0x4e400000. So fix the ranges property to enable programming the interrupts correctly. Fixes: 29075cc09f43 ("arm64: dts: ti: Introduce AM62P5 family of SoCs") Reviewed-by: Vaishnav Achath <vaishnav.a@ti.com> Signed-off-by: Jai Luthra <j-luthra@ti.com> --- arch/arm64/boot/dts/ti/k3-am62p.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/ti/k3-am62p.dtsi b/arch/arm64/boot/dts/ti/k3-am62p.dtsi index d111e044bfdf..94babc412575 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62p.dtsi @@ -71,7 +71,7 @@ cbass_main: bus@f0000 { <0x00 0x43600000 0x00 0x43600000 0x00 0x00010000>, /* SA3 sproxy data */ <0x00 0x44043000 0x00 0x44043000 0x00 0x00000fe0>, /* TI SCI DEBUG */ <0x00 0x44860000 0x00 0x44860000 0x00 0x00040000>, /* SA3 sproxy config */ - <0x00 0x48000000 0x00 0x48000000 0x00 0x06400000>, /* DMSS */ + <0x00 0x48000000 0x00 0x48000000 0x00 0x06408000>, /* DMSS */ <0x00 0x60000000 0x00 0x60000000 0x00 0x08000000>, /* FSS0 DAT1 */ <0x00 0x70000000 0x00 0x70000000 0x00 0x00010000>, /* OCSRAM */ <0x01 0x00000000 0x01 0x00000000 0x00 0x00310000>, /* A53 PERIPHBASE */ -- 2.43.0
next prev parent reply other threads:[~2024-02-20 6:18 UTC|newest] Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top 2024-02-20 6:18 [PATCH v2 0/4] arm64: dts: ti: Enable camera for SK-AM62P Jai Luthra 2024-02-20 6:18 ` Jai Luthra 2024-02-20 6:18 ` Jai Luthra [this message] 2024-02-20 6:18 ` [PATCH v2 1/4] arm64: dts: ti: k3-am62p: Fix memory ranges for DMSS Jai Luthra 2024-02-20 6:18 ` [PATCH v2 2/4] arm64: dts: ti: k3-am62p: Add DMASS1 for CSI Jai Luthra 2024-02-20 6:18 ` Jai Luthra 2024-02-20 6:18 ` [PATCH v2 3/4] arm64: dts: ti: k3-am62p: Add nodes for CSI-RX Jai Luthra 2024-02-20 6:18 ` Jai Luthra 2024-02-20 6:18 ` [PATCH v2 4/4] arm64: dts: ti: Enable overlays for SK-AM62P Jai Luthra 2024-02-20 6:18 ` Jai Luthra 2024-02-22 13:22 ` [PATCH v2 0/4] arm64: dts: ti: Enable camera " Vignesh Raghavendra 2024-02-22 13:22 ` Vignesh Raghavendra
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20240220-am62p_csi-v2-1-3e71d9945571@ti.com \ --to=j-luthra@ti.com \ --cc=a-bhatia1@ti.com \ --cc=afd@ti.com \ --cc=bb@ti.com \ --cc=conor+dt@kernel.org \ --cc=d-gole@ti.com \ --cc=devarsht@ti.com \ --cc=devicetree@vger.kernel.org \ --cc=kristo@kernel.org \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=nm@ti.com \ --cc=robh+dt@kernel.org \ --cc=vaishnav.a@ti.com \ --cc=vigneshr@ti.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.