From: Samuel Holland <samuel.holland@sifive.com> To: Palmer Dabbelt <palmer@dabbelt.com>, linux-riscv@lists.infradead.org Cc: linux-kernel@vger.kernel.org, Samuel Holland <samuel.holland@sifive.com> Subject: [PATCH 0/4] riscv: 64-bit NOMMU fixes and enhancements Date: Mon, 26 Feb 2024 16:34:45 -0800 [thread overview] Message-ID: <20240227003630.3634533-1-samuel.holland@sifive.com> (raw) This series aims to improve support for NOMMU, specifically by making it easier to test NOMMU kernels in QEMU and on various widely-available hardware (errata permitting). After all, everything supports Svbare... After applying this series, a NOMMU kernel based on defconfig (changing only the three options below*) boots to userspace on QEMU when passed as -kernel. # CONFIG_RISCV_M_MODE is not set # CONFIG_MMU is not set CONFIG_NONPORTABLE=y *if you are using LLD, you must also disable BPF_SYSCALL and KALLSYMS, because LLD bails on out-of-range references to undefined weak symbols. Samuel Holland (4): riscv: Fix TASK_SIZE on 64-bit NOMMU riscv: Fix loading 64-bit NOMMU kernels past the start of RAM riscv: Remove MMU dependency from Zbb and Zicboz riscv: Allow NOMMU kernels to run in S-mode arch/riscv/Kconfig | 17 ++++++++++------- arch/riscv/include/asm/page.h | 2 +- arch/riscv/include/asm/pgtable.h | 2 +- arch/riscv/mm/init.c | 2 +- 4 files changed, 13 insertions(+), 10 deletions(-) -- 2.43.0
WARNING: multiple messages have this Message-ID (diff)
From: Samuel Holland <samuel.holland@sifive.com> To: Palmer Dabbelt <palmer@dabbelt.com>, linux-riscv@lists.infradead.org Cc: linux-kernel@vger.kernel.org, Samuel Holland <samuel.holland@sifive.com> Subject: [PATCH 0/4] riscv: 64-bit NOMMU fixes and enhancements Date: Mon, 26 Feb 2024 16:34:45 -0800 [thread overview] Message-ID: <20240227003630.3634533-1-samuel.holland@sifive.com> (raw) This series aims to improve support for NOMMU, specifically by making it easier to test NOMMU kernels in QEMU and on various widely-available hardware (errata permitting). After all, everything supports Svbare... After applying this series, a NOMMU kernel based on defconfig (changing only the three options below*) boots to userspace on QEMU when passed as -kernel. # CONFIG_RISCV_M_MODE is not set # CONFIG_MMU is not set CONFIG_NONPORTABLE=y *if you are using LLD, you must also disable BPF_SYSCALL and KALLSYMS, because LLD bails on out-of-range references to undefined weak symbols. Samuel Holland (4): riscv: Fix TASK_SIZE on 64-bit NOMMU riscv: Fix loading 64-bit NOMMU kernels past the start of RAM riscv: Remove MMU dependency from Zbb and Zicboz riscv: Allow NOMMU kernels to run in S-mode arch/riscv/Kconfig | 17 ++++++++++------- arch/riscv/include/asm/page.h | 2 +- arch/riscv/include/asm/pgtable.h | 2 +- arch/riscv/mm/init.c | 2 +- 4 files changed, 13 insertions(+), 10 deletions(-) -- 2.43.0 _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next reply other threads:[~2024-02-27 0:36 UTC|newest] Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top 2024-02-27 0:34 Samuel Holland [this message] 2024-02-27 0:34 ` [PATCH 0/4] riscv: 64-bit NOMMU fixes and enhancements Samuel Holland 2024-02-27 0:34 ` [PATCH 1/4] riscv: Fix TASK_SIZE on 64-bit NOMMU Samuel Holland 2024-02-27 0:34 ` Samuel Holland 2024-03-27 7:04 ` Jisheng Zhang 2024-03-27 7:04 ` Jisheng Zhang 2024-03-27 7:54 ` Bo Gan 2024-03-27 7:54 ` Bo Gan 2024-02-27 0:34 ` [PATCH 2/4] riscv: Fix loading 64-bit NOMMU kernels past the start of RAM Samuel Holland 2024-02-27 0:34 ` Samuel Holland 2024-02-27 12:18 ` Conor Dooley 2024-02-27 12:18 ` Conor Dooley 2024-02-27 19:22 ` Samuel Holland 2024-02-27 19:22 ` Samuel Holland 2024-02-28 15:37 ` Conor Dooley 2024-02-28 15:37 ` Conor Dooley 2024-02-27 0:34 ` [PATCH 3/4] riscv: Remove MMU dependency from Zbb and Zicboz Samuel Holland 2024-02-27 0:34 ` Samuel Holland 2024-02-27 11:51 ` Conor Dooley 2024-02-27 11:51 ` Conor Dooley 2024-02-27 0:34 ` [PATCH 4/4] riscv: Allow NOMMU kernels to run in S-mode Samuel Holland 2024-02-27 0:34 ` Samuel Holland 2024-02-27 12:24 ` Conor Dooley 2024-02-27 12:24 ` Conor Dooley 2024-02-27 19:02 ` Samuel Holland 2024-02-27 19:02 ` Samuel Holland 2024-02-28 15:21 ` Conor Dooley 2024-02-28 15:21 ` Conor Dooley 2024-02-27 12:13 ` [PATCH 0/4] riscv: 64-bit NOMMU fixes and enhancements Conor Dooley 2024-02-27 12:13 ` Conor Dooley 2024-02-27 18:51 ` Samuel Holland 2024-02-27 18:51 ` Samuel Holland 2024-04-10 14:00 ` patchwork-bot+linux-riscv 2024-04-10 14:00 ` patchwork-bot+linux-riscv 2024-04-10 14:20 ` patchwork-bot+linux-riscv 2024-04-10 14:20 ` patchwork-bot+linux-riscv
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20240227003630.3634533-1-samuel.holland@sifive.com \ --to=samuel.holland@sifive.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=palmer@dabbelt.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.