From: Simon Horman <horms+renesas@verge.net.au> To: linux-renesas-soc@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org, Magnus Damm <magnus.damm@gmail.com>, Dirk Behme <dirk.behme@gmail.com>, Simon Horman <horms+renesas@verge.net.au> Subject: [PATCH 02/14] arm64: dts: r8a7795: pmu: switch to Cortex specific device nodes Date: Fri, 26 Feb 2016 09:07:35 +0900 [thread overview] Message-ID: <3d0cd46889e0a57ce63dba1f34156b54dfdf0ad2.1456445161.git.horms+renesas@verge.net.au> (raw) In-Reply-To: <cover.1456445161.git.horms+renesas@verge.net.au> From: Dirk Behme <dirk.behme@gmail.com> Instead of using the generic armv8-pmuv3 compatibility use the more specific Cortex A57 compatibility. Signed-off-by: Dirk Behme <dirk.behme@gmail.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au> --- arch/arm64/boot/dts/renesas/r8a7795.dtsi | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi index 3f00e85641a8..b5e46e4ff72a 100644 --- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi @@ -246,8 +246,8 @@ power-domains = <&cpg>; }; - pmu { - compatible = "arm,armv8-pmuv3"; + pmu_a57 { + compatible = "arm,cortex-a57-pmu"; interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>, -- 2.7.0.rc3.207.g0ac5344
WARNING: multiple messages have this Message-ID (diff)
From: horms+renesas@verge.net.au (Simon Horman) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 02/14] arm64: dts: r8a7795: pmu: switch to Cortex specific device nodes Date: Fri, 26 Feb 2016 09:07:35 +0900 [thread overview] Message-ID: <3d0cd46889e0a57ce63dba1f34156b54dfdf0ad2.1456445161.git.horms+renesas@verge.net.au> (raw) In-Reply-To: <cover.1456445161.git.horms+renesas@verge.net.au> From: Dirk Behme <dirk.behme@gmail.com> Instead of using the generic armv8-pmuv3 compatibility use the more specific Cortex A57 compatibility. Signed-off-by: Dirk Behme <dirk.behme@gmail.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au> --- arch/arm64/boot/dts/renesas/r8a7795.dtsi | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi index 3f00e85641a8..b5e46e4ff72a 100644 --- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi @@ -246,8 +246,8 @@ power-domains = <&cpg>; }; - pmu { - compatible = "arm,armv8-pmuv3"; + pmu_a57 { + compatible = "arm,cortex-a57-pmu"; interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>, -- 2.7.0.rc3.207.g0ac5344
next prev parent reply other threads:[~2016-02-26 0:07 UTC|newest] Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-02-26 0:07 [GIT PULL] Second Round of Renesas ARM64 Based SoC DT Updates for v4.6 Simon Horman 2016-02-26 0:07 ` [PATCH 01/14] arm64: dts: r8a7795: Add L2 cache-controller nodes Simon Horman 2016-02-26 0:07 ` Simon Horman 2016-02-26 0:07 ` Simon Horman [this message] 2016-02-26 0:07 ` [PATCH 02/14] arm64: dts: r8a7795: pmu: switch to Cortex specific device nodes Simon Horman 2016-02-26 0:07 ` [PATCH 03/14] arm64: dts: r8a7795: use GIC_* defines Simon Horman 2016-02-26 0:07 ` Simon Horman 2016-02-26 0:07 ` [PATCH 04/14] arm64: dts: r8a7795: Add missing properties to CA57 L2 cache node Simon Horman 2016-02-26 0:07 ` Simon Horman 2016-02-26 0:07 ` [PATCH 05/14] arm64: dts: r8a7795: Add CA53 L2 cache-controller node Simon Horman 2016-02-26 0:07 ` Simon Horman 2016-02-26 0:07 ` [PATCH 06/14] arm64: dts: r8a7795: Add INTC-EX device node Simon Horman 2016-02-26 0:07 ` Simon Horman 2016-02-26 0:07 ` [PATCH 07/14] arm64: dts: r8a7795: Add GIC-400 virtual interfaces Simon Horman 2016-02-26 0:07 ` Simon Horman 2016-02-26 0:07 ` [PATCH 08/14] arm64: dts: r8a7795: Add SDHI support to dtsi Simon Horman 2016-02-26 0:07 ` Simon Horman 2016-02-26 0:07 ` [PATCH 09/14] arm64: dts: r8a7795: salvator-x: enable SDHI0 & 3 Simon Horman 2016-02-26 0:07 ` [PATCH 10/14] arm64: dts: r8a7795: use fallback etheravb compatibility string Simon Horman 2016-02-26 0:07 ` [PATCH 11/14] arm64: dts: r8a7795: add usb2_phy device nodes Simon Horman 2016-02-26 0:07 ` [PATCH 12/14] arm64: dts: r8a7795: add USB2.0 Host (EHCI/OHCI) " Simon Horman 2016-02-26 0:07 ` [PATCH 13/14] arm64: dts: salvator-x: enable usb2_phy of channel 1 and 2 Simon Horman 2016-02-26 0:07 ` [PATCH 14/14] arm64: dts: salvator-x: enable USB 2.0 Host " Simon Horman 2016-02-26 0:07 ` Simon Horman 2016-02-29 15:21 ` [GIT PULL] Second Round of Renesas ARM64 Based SoC DT Updates for v4.6 Arnd Bergmann
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=3d0cd46889e0a57ce63dba1f34156b54dfdf0ad2.1456445161.git.horms+renesas@verge.net.au \ --to=horms+renesas@verge.net.au \ --cc=dirk.behme@gmail.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=magnus.damm@gmail.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.