From: Michal Simek <monstr@monstr.eu> To: SoC Team <soc@kernel.org> Cc: linux-arm <linux-arm-kernel@lists.infradead.org> Subject: [GIT PULL] arm64: ZynqMP DT changes for v6.9 Date: Mon, 26 Feb 2024 13:30:34 +0100 [thread overview] Message-ID: <CAHTX3dLEoFMTGg1Q4+OuOwWYd8N73YBTXki8Vvj3cGHUpLJ0=A@mail.gmail.com> (raw) Hi, please pull these DT changes to your tree. There are some SoC related dt binding changes and associated DT changes. Also followed by some small updates. All the changes have been checked against DT schema but there are still some older descriptions which should be updated in future. Thanks, Michal The following changes since commit 6613476e225e090cc9aad49be7fa504e290dd33d: Linux 6.8-rc1 (2024-01-21 14:11:32 -0800) are available in the Git repository at: https://github.com/Xilinx/linux-xlnx.git tags/zynqmp-dt-for-6.9 for you to fetch changes up to d8764d347bd737efec00fae81133ffad0ae084bb: dt-bindings: firmware: xilinx: Describe soc-nvmem subnode (2024-02-06 08:01:32 +0100) ---------------------------------------------------------------- arm64: ZynqMP DT changes for 6.9 dt-bindings: - Describe firmware for Versal NET - Describe all firmware child nodes - Align versal-fpga node name with dt schema - Describe k26 rev2 and kv260 DTs: - Align firmware node with dt schema - Add an optee node - Describe reset for CANs - Update ECAM size to discover up to 256 buses - Describe assigned-clocks for uarts - Add u-boot node - Comment SMMU entries - Align dwc3 nodes with dt schema - Rename i2c groups to match dt schema - Small DT updates (comments) - Fix default clock frequency for si570 (zcu102, zcu106) - Add output-enable pins and cover MIO38 (SOM) ---------------------------------------------------------------- Ilias Apalodimas (1): arm64: zynqmp: Add an OP-TEE node to the device tree Jay Buddhabhatti (1): dt-bindings: firmware: versal: add versal-net compatible string Michal Simek (15): dt-bindings: firmware: xilinx: Fix versal-fpga node name dt-bindings: firmware: xilinx: Describe missing child nodes dt-bindings: firmware: xilinx: Sort node names (clock-controller) arm64: zynqmp: Rename zynqmp-power node to power-management arm64: zynqmp: Setup default si570 frequency to 156.25MHz arm64: zynqmp: Describe assigned-clocks for uarts arm64: zynqmp: Fix comment to be aligned with board name. arm64: zynqmp: Introduce u-boot options node with bootscr-address arm64: zynqmp: Remove incorrect comment from kv260s arm64: zynqmp: Rename i2c?-gpio to i2c?-gpio-grp arm64: zynqmp: Comment all smmu entries arm64: zynqmp: Align usb clock nodes with binding dt-bindings: soc: xilinx: Add support for K26 rev2 SOMs dt-bindings: soc: xilinx: Add support for KV260 CC dt-bindings: firmware: xilinx: Describe soc-nvmem subnode Neal Frager (1): arm64: zynqmp: Add output-enable pins to SOMs Srinivas Neeli (1): arm64: zynqmp: Add resets property for CAN nodes Tejas Bhumkar (1): arm64: zynqmp: Disable Tri-state for MIO38 Pin Thippeswamy Havalige (1): arm64: zynqmp: Update ECAM size to discover up to 256 buses Documentation/devicetree/bindings/firmware/xilinx/xlnx,zynqmp-firmware.yaml | 96 +++++++++++++++++--- Documentation/devicetree/bindings/fpga/xlnx,versal-fpga.yaml | 2 +- Documentation/devicetree/bindings/soc/xilinx/xilinx.yaml | 70 ++++++++++++-- arch/arm64/boot/dts/xilinx/zynqmp-clk-ccf.dtsi | 16 +++- arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revA.dtso | 36 +++++++- arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso | 37 +++++++- arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm015-dc1.dts | 2 +- arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm016-dc2.dts | 2 +- arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm019-dc5.dts | 4 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revC.dts | 2 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts | 6 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu104-revA.dts | 2 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu104-revC.dts | 2 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu106-revA.dts | 6 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu111-revA.dts | 4 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu1275-revA.dts | 2 +- arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 85 ++++++++++------- 17 files changed, 295 insertions(+), 79 deletions(-) -- Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91 w: www.monstr.eu p: +42-0-721842854 Maintainer of Linux kernel - Xilinx Microblaze Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal SoCs
WARNING: multiple messages have this Message-ID (diff)
From: Michal Simek <monstr@monstr.eu> To: SoC Team <soc@kernel.org> Cc: linux-arm <linux-arm-kernel@lists.infradead.org> Subject: [GIT PULL] arm64: ZynqMP DT changes for v6.9 Date: Mon, 26 Feb 2024 13:30:34 +0100 [thread overview] Message-ID: <CAHTX3dLEoFMTGg1Q4+OuOwWYd8N73YBTXki8Vvj3cGHUpLJ0=A@mail.gmail.com> (raw) Hi, please pull these DT changes to your tree. There are some SoC related dt binding changes and associated DT changes. Also followed by some small updates. All the changes have been checked against DT schema but there are still some older descriptions which should be updated in future. Thanks, Michal The following changes since commit 6613476e225e090cc9aad49be7fa504e290dd33d: Linux 6.8-rc1 (2024-01-21 14:11:32 -0800) are available in the Git repository at: https://github.com/Xilinx/linux-xlnx.git tags/zynqmp-dt-for-6.9 for you to fetch changes up to d8764d347bd737efec00fae81133ffad0ae084bb: dt-bindings: firmware: xilinx: Describe soc-nvmem subnode (2024-02-06 08:01:32 +0100) ---------------------------------------------------------------- arm64: ZynqMP DT changes for 6.9 dt-bindings: - Describe firmware for Versal NET - Describe all firmware child nodes - Align versal-fpga node name with dt schema - Describe k26 rev2 and kv260 DTs: - Align firmware node with dt schema - Add an optee node - Describe reset for CANs - Update ECAM size to discover up to 256 buses - Describe assigned-clocks for uarts - Add u-boot node - Comment SMMU entries - Align dwc3 nodes with dt schema - Rename i2c groups to match dt schema - Small DT updates (comments) - Fix default clock frequency for si570 (zcu102, zcu106) - Add output-enable pins and cover MIO38 (SOM) ---------------------------------------------------------------- Ilias Apalodimas (1): arm64: zynqmp: Add an OP-TEE node to the device tree Jay Buddhabhatti (1): dt-bindings: firmware: versal: add versal-net compatible string Michal Simek (15): dt-bindings: firmware: xilinx: Fix versal-fpga node name dt-bindings: firmware: xilinx: Describe missing child nodes dt-bindings: firmware: xilinx: Sort node names (clock-controller) arm64: zynqmp: Rename zynqmp-power node to power-management arm64: zynqmp: Setup default si570 frequency to 156.25MHz arm64: zynqmp: Describe assigned-clocks for uarts arm64: zynqmp: Fix comment to be aligned with board name. arm64: zynqmp: Introduce u-boot options node with bootscr-address arm64: zynqmp: Remove incorrect comment from kv260s arm64: zynqmp: Rename i2c?-gpio to i2c?-gpio-grp arm64: zynqmp: Comment all smmu entries arm64: zynqmp: Align usb clock nodes with binding dt-bindings: soc: xilinx: Add support for K26 rev2 SOMs dt-bindings: soc: xilinx: Add support for KV260 CC dt-bindings: firmware: xilinx: Describe soc-nvmem subnode Neal Frager (1): arm64: zynqmp: Add output-enable pins to SOMs Srinivas Neeli (1): arm64: zynqmp: Add resets property for CAN nodes Tejas Bhumkar (1): arm64: zynqmp: Disable Tri-state for MIO38 Pin Thippeswamy Havalige (1): arm64: zynqmp: Update ECAM size to discover up to 256 buses Documentation/devicetree/bindings/firmware/xilinx/xlnx,zynqmp-firmware.yaml | 96 +++++++++++++++++--- Documentation/devicetree/bindings/fpga/xlnx,versal-fpga.yaml | 2 +- Documentation/devicetree/bindings/soc/xilinx/xilinx.yaml | 70 ++++++++++++-- arch/arm64/boot/dts/xilinx/zynqmp-clk-ccf.dtsi | 16 +++- arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revA.dtso | 36 +++++++- arch/arm64/boot/dts/xilinx/zynqmp-sck-kv-g-revB.dtso | 37 +++++++- arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm015-dc1.dts | 2 +- arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm016-dc2.dts | 2 +- arch/arm64/boot/dts/xilinx/zynqmp-zc1751-xm019-dc5.dts | 4 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu100-revC.dts | 2 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu102-revA.dts | 6 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu104-revA.dts | 2 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu104-revC.dts | 2 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu106-revA.dts | 6 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu111-revA.dts | 4 +- arch/arm64/boot/dts/xilinx/zynqmp-zcu1275-revA.dts | 2 +- arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 85 ++++++++++------- 17 files changed, 295 insertions(+), 79 deletions(-) -- Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91 w: www.monstr.eu p: +42-0-721842854 Maintainer of Linux kernel - Xilinx Microblaze Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal SoCs _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2024-02-26 12:30 UTC|newest] Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top 2024-02-26 12:30 Michal Simek [this message] 2024-02-26 12:30 ` [GIT PULL] arm64: ZynqMP DT changes for v6.9 Michal Simek 2024-03-04 8:01 ` patchwork-bot+linux-soc
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to='CAHTX3dLEoFMTGg1Q4+OuOwWYd8N73YBTXki8Vvj3cGHUpLJ0=A@mail.gmail.com' \ --to=monstr@monstr.eu \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=soc@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.