From: Hector Martin <marcan@marcan.st> To: SoC Team <soc@kernel.org> Cc: Asahi Linux <asahi@lists.linux.dev>, LKML <linux-kernel@vger.kernel.org>, Linux ARM <linux-arm-kernel@lists.infradead.org> Subject: [GIT PULL] Apple SoC DT updates for 6.2 (v2) Date: Sun, 4 Dec 2022 13:41:26 +0900 [thread overview] Message-ID: <a9353121-7fed-fde7-6f40-939a65bfeefb@marcan.st> (raw) Hi SoC folks, Please merge these DT changes for 6.2 (I hear there's likely going to be an -rc8, so hopefully this won't be too late). This batch pulls in the CPUfreq DT updates that go along with the respective driver, which is already queued for 6.2. It also includes a patch from robh to add the cache topology for t600x (t8103 still pending). -Hector The following changes since commit 56fed763f6b2dc2578ea8c3e7d317722d8581cba: arm64: dts: apple: Add ADMAC resets on t8103/t600x (2022-10-24 13:44:22 +0900) are available in the Git repository at: https://github.com/AsahiLinux/linux.git tags/asahi-soc-dt-6.2-v2 for you to fetch changes up to d32c1530c7230b756ca9a6b6cf92ce6e60788594: arm64: dts: apple: Add CPU topology & cpufreq nodes for t600x (2022-12-04 13:31:59 +0900) ---------------------------------------------------------------- Apple SoC DT updates for 6.2 (v2). This includes: * L1/L2 cache topology for t600x * CPUfreq nodes for t8103/t600x * DT binding for CPUfreq * Associated MAINTAINERS update The CPUfreq driver was already merged for 6.2 via its tree. ---------------------------------------------------------------- Hector Martin (4): MAINTAINERS: Add entries for Apple SoC cpufreq driver dt-bindings: cpufreq: apple,soc-cpufreq: Add binding for Apple SoC cpufreq arm64: dts: apple: Add CPU topology & cpufreq nodes for t8103 arm64: dts: apple: Add CPU topology & cpufreq nodes for t600x Rob Herring (1): arm64: dts: apple: Add t600x L1/L2 cache properties and nodes .../bindings/cpufreq/apple,cluster-cpufreq.yaml | 117 ++++++++++ MAINTAINERS | 2 + arch/arm64/boot/dts/apple/t6002.dtsi | 123 ++++++++++- arch/arm64/boot/dts/apple/t600x-common.dtsi | 237 +++++++++++++++++++++ arch/arm64/boot/dts/apple/t600x-dieX.dtsi | 18 ++ arch/arm64/boot/dts/apple/t8103.dtsi | 204 +++++++++++++++++- 6 files changed, 690 insertions(+), 11 deletions(-) create mode 100644 Documentation/devicetree/bindings/cpufreq/apple,cluster-cpufreq.yaml
WARNING: multiple messages have this Message-ID (diff)
From: Hector Martin <marcan@marcan.st> To: SoC Team <soc@kernel.org> Cc: Asahi Linux <asahi@lists.linux.dev>, LKML <linux-kernel@vger.kernel.org>, Linux ARM <linux-arm-kernel@lists.infradead.org> Subject: [GIT PULL] Apple SoC DT updates for 6.2 (v2) Date: Sun, 4 Dec 2022 13:41:26 +0900 [thread overview] Message-ID: <a9353121-7fed-fde7-6f40-939a65bfeefb@marcan.st> (raw) Hi SoC folks, Please merge these DT changes for 6.2 (I hear there's likely going to be an -rc8, so hopefully this won't be too late). This batch pulls in the CPUfreq DT updates that go along with the respective driver, which is already queued for 6.2. It also includes a patch from robh to add the cache topology for t600x (t8103 still pending). -Hector The following changes since commit 56fed763f6b2dc2578ea8c3e7d317722d8581cba: arm64: dts: apple: Add ADMAC resets on t8103/t600x (2022-10-24 13:44:22 +0900) are available in the Git repository at: https://github.com/AsahiLinux/linux.git tags/asahi-soc-dt-6.2-v2 for you to fetch changes up to d32c1530c7230b756ca9a6b6cf92ce6e60788594: arm64: dts: apple: Add CPU topology & cpufreq nodes for t600x (2022-12-04 13:31:59 +0900) ---------------------------------------------------------------- Apple SoC DT updates for 6.2 (v2). This includes: * L1/L2 cache topology for t600x * CPUfreq nodes for t8103/t600x * DT binding for CPUfreq * Associated MAINTAINERS update The CPUfreq driver was already merged for 6.2 via its tree. ---------------------------------------------------------------- Hector Martin (4): MAINTAINERS: Add entries for Apple SoC cpufreq driver dt-bindings: cpufreq: apple,soc-cpufreq: Add binding for Apple SoC cpufreq arm64: dts: apple: Add CPU topology & cpufreq nodes for t8103 arm64: dts: apple: Add CPU topology & cpufreq nodes for t600x Rob Herring (1): arm64: dts: apple: Add t600x L1/L2 cache properties and nodes .../bindings/cpufreq/apple,cluster-cpufreq.yaml | 117 ++++++++++ MAINTAINERS | 2 + arch/arm64/boot/dts/apple/t6002.dtsi | 123 ++++++++++- arch/arm64/boot/dts/apple/t600x-common.dtsi | 237 +++++++++++++++++++++ arch/arm64/boot/dts/apple/t600x-dieX.dtsi | 18 ++ arch/arm64/boot/dts/apple/t8103.dtsi | 204 +++++++++++++++++- 6 files changed, 690 insertions(+), 11 deletions(-) create mode 100644 Documentation/devicetree/bindings/cpufreq/apple,cluster-cpufreq.yaml _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2022-12-04 4:41 UTC|newest] Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-12-04 4:41 Hector Martin [this message] 2022-12-04 4:41 ` [GIT PULL] Apple SoC DT updates for 6.2 (v2) Hector Martin 2022-12-04 12:20 ` patchwork-bot+linux-soc
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=a9353121-7fed-fde7-6f40-939a65bfeefb@marcan.st \ --to=marcan@marcan.st \ --cc=asahi@lists.linux.dev \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=soc@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.