From: Baruch Siach <baruch@tkos.co.il> To: Andy Gross <agross@kernel.org>, Bjorn Andersson <bjorn.andersson@linaro.org> Cc: Baruch Siach <baruch@tkos.co.il>, Selvam Sathappan Periakaruppan <speriaka@codeaurora.org>, Kathiravan T <kathirav@codeaurora.org>, Bjorn Helgaas <bhelgaas@google.com>, Rob Herring <robh+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, Jonathan Hunter <jonathanh@nvidia.com>, Jingoo Han <jingoohan1@gmail.com>, Gustavo Pimentel <gustavo.pimentel@synopsys.com>, Robert Marko <robert.marko@sartura.hr>, Bryan O'Donoghue <pure.logic@nexus-software.ie>, linux-pci@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-tegra@vger.kernel.org Subject: [PATCH v6 0/3] PCI: IPQ6018 platform support Date: Mon, 7 Feb 2022 16:51:23 +0200 [thread overview] Message-ID: <cover.1644234441.git.baruch@tkos.co.il> (raw) This series adds support for the single PCIe lane on IPQ6018 SoCs. The code is ported from downstream Codeaurora v5.4 kernel. The main difference from downstream code is the split of PCIe registers configuration from .init to .post_init, since it requires phy_power_on(). Tested on IPQ6010 based hardware. Changes in v6: * Drop DT patch applied to the qcom tree * Normalize driver changes subject line * Add a preparatory patch to rename PCIE_CAP_LINK1_VAL to PCIE_CAP_SLOT_VAL, and define it using PCI_EXP_SLTCAP_* macros * Drop a vague comment about ASPM configuration * Add a comment about the source of delay periods Changes in v5: * Remove comments from qcom_pcie_init_2_9_0() (Bjorn Andersson) Changes in v4: * Drop applied DT bits * Add max-link-speed that was missing from the applied v2 patch * Rebase the driver on v5.16-rc3 Changes in v3: * Drop applied patches * Rely on generic code for speed setup * Drop unused macros * Formatting fixes Changes in v2: * Add patch moving GEN3_RELATED macros to a common header * Drop ATU configuration from pcie-qcom * Remove local definition of common registers * Use bulk clk and reset APIs * Remove msi-parent from device-tree Baruch Siach (2): PCI: dwc: tegra: move GEN3_RELATED DBI register to common header PCI: qcom: Define slot capabilities using PCI_EXP_SLTCAP_* Selvam Sathappan Periakaruppan (1): PCI: qcom: Add IPQ60xx support drivers/pci/controller/dwc/pcie-designware.h | 7 + drivers/pci/controller/dwc/pcie-qcom.c | 155 ++++++++++++++++++- drivers/pci/controller/dwc/pcie-tegra194.c | 6 - 3 files changed, 160 insertions(+), 8 deletions(-) -- 2.34.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Baruch Siach <baruch@tkos.co.il> To: Andy Gross <agross@kernel.org>, Bjorn Andersson <bjorn.andersson@linaro.org> Cc: Baruch Siach <baruch@tkos.co.il>, Selvam Sathappan Periakaruppan <speriaka@codeaurora.org>, Kathiravan T <kathirav@codeaurora.org>, Bjorn Helgaas <bhelgaas@google.com>, Rob Herring <robh+dt@kernel.org>, Thierry Reding <thierry.reding@gmail.com>, Jonathan Hunter <jonathanh@nvidia.com>, Jingoo Han <jingoohan1@gmail.com>, Gustavo Pimentel <gustavo.pimentel@synopsys.com>, Robert Marko <robert.marko@sartura.hr>, Bryan O'Donoghue <pure.logic@nexus-software.ie>, linux-pci@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-tegra@vger.kernel.org Subject: [PATCH v6 0/3] PCI: IPQ6018 platform support Date: Mon, 7 Feb 2022 16:51:23 +0200 [thread overview] Message-ID: <cover.1644234441.git.baruch@tkos.co.il> (raw) This series adds support for the single PCIe lane on IPQ6018 SoCs. The code is ported from downstream Codeaurora v5.4 kernel. The main difference from downstream code is the split of PCIe registers configuration from .init to .post_init, since it requires phy_power_on(). Tested on IPQ6010 based hardware. Changes in v6: * Drop DT patch applied to the qcom tree * Normalize driver changes subject line * Add a preparatory patch to rename PCIE_CAP_LINK1_VAL to PCIE_CAP_SLOT_VAL, and define it using PCI_EXP_SLTCAP_* macros * Drop a vague comment about ASPM configuration * Add a comment about the source of delay periods Changes in v5: * Remove comments from qcom_pcie_init_2_9_0() (Bjorn Andersson) Changes in v4: * Drop applied DT bits * Add max-link-speed that was missing from the applied v2 patch * Rebase the driver on v5.16-rc3 Changes in v3: * Drop applied patches * Rely on generic code for speed setup * Drop unused macros * Formatting fixes Changes in v2: * Add patch moving GEN3_RELATED macros to a common header * Drop ATU configuration from pcie-qcom * Remove local definition of common registers * Use bulk clk and reset APIs * Remove msi-parent from device-tree Baruch Siach (2): PCI: dwc: tegra: move GEN3_RELATED DBI register to common header PCI: qcom: Define slot capabilities using PCI_EXP_SLTCAP_* Selvam Sathappan Periakaruppan (1): PCI: qcom: Add IPQ60xx support drivers/pci/controller/dwc/pcie-designware.h | 7 + drivers/pci/controller/dwc/pcie-qcom.c | 155 ++++++++++++++++++- drivers/pci/controller/dwc/pcie-tegra194.c | 6 - 3 files changed, 160 insertions(+), 8 deletions(-) -- 2.34.1
next reply other threads:[~2022-02-07 14:57 UTC|newest] Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-02-07 14:51 Baruch Siach [this message] 2022-02-07 14:51 ` [PATCH v6 0/3] PCI: IPQ6018 platform support Baruch Siach 2022-02-07 14:51 ` [PATCH v6 1/3] PCI: dwc: tegra: move GEN3_RELATED DBI register to common header Baruch Siach 2022-02-07 14:51 ` Baruch Siach 2022-02-07 14:51 ` [PATCH v6 2/3] PCI: qcom: Define slot capabilities using PCI_EXP_SLTCAP_* Baruch Siach 2022-02-07 14:51 ` Baruch Siach 2022-06-08 23:00 ` Pali Rohár 2022-06-08 23:00 ` Pali Rohár 2022-06-09 3:27 ` Baruch Siach 2022-06-09 3:27 ` Baruch Siach 2022-06-09 8:47 ` Pali Rohár 2022-06-09 8:47 ` Pali Rohár 2022-02-07 14:51 ` [PATCH v6 3/3] PCI: qcom: Add IPQ60xx support Baruch Siach 2022-02-07 14:51 ` Baruch Siach 2022-02-11 16:06 ` [PATCH v6 0/3] PCI: IPQ6018 platform support Lorenzo Pieralisi 2022-02-11 16:06 ` Lorenzo Pieralisi 2022-03-15 13:04 ` Robert Marko 2022-03-15 13:04 ` Robert Marko 2022-03-15 13:20 ` Baruch Siach 2022-03-15 13:20 ` Baruch Siach 2022-03-15 13:41 ` Robert Marko 2022-03-15 13:41 ` Robert Marko 2022-04-12 16:12 ` Lorenzo Pieralisi 2022-04-12 16:12 ` Lorenzo Pieralisi 2022-05-11 14:03 ` Lorenzo Pieralisi 2022-05-11 14:03 ` Lorenzo Pieralisi 2022-06-07 13:12 ` Robert Marko 2022-06-07 13:12 ` Robert Marko 2022-06-08 20:24 ` Bjorn Helgaas 2022-06-08 20:24 ` Bjorn Helgaas 2022-06-09 13:10 ` Baruch Siach 2022-06-09 13:10 ` Baruch Siach
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=cover.1644234441.git.baruch@tkos.co.il \ --to=baruch@tkos.co.il \ --cc=agross@kernel.org \ --cc=bhelgaas@google.com \ --cc=bjorn.andersson@linaro.org \ --cc=gustavo.pimentel@synopsys.com \ --cc=jingoohan1@gmail.com \ --cc=jonathanh@nvidia.com \ --cc=kathirav@codeaurora.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-pci@vger.kernel.org \ --cc=linux-tegra@vger.kernel.org \ --cc=pure.logic@nexus-software.ie \ --cc=robert.marko@sartura.hr \ --cc=robh+dt@kernel.org \ --cc=speriaka@codeaurora.org \ --cc=thierry.reding@gmail.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.