From: Geert Uytterhoeven <geert+renesas@glider.be> To: Magnus Damm <magnus.damm@gmail.com>, Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> Cc: linux-renesas-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Geert Uytterhoeven <geert+renesas@glider.be> Subject: [PATCH 0/4] arm64: dts: renesas: r8a779f0: CPU topology improvements Date: Wed, 8 Jun 2022 17:40:18 +0200 [thread overview] Message-ID: <cover.1654701480.git.geert+renesas@glider.be> (raw) Hi all, Currently, the R-Car S4-8 DTS describes a single Cortex-A55 CPU core only. This patch series completes the description of the Cortex-A55 lusters by describing L3 caches, CPU cores 1-7, CPU map, PSCI for CPU bring up, CPUIdle, and CPU core clocks. This has been tested on the Spider development board, where now all 8 Cortex-A55 CPU cores are available after boot. All but the first CPU core can be controlled from sysfs (/sys/*/*/cpu/cpu[0-7]/online). CPU core performance follows the CPU core clocks, when changing the frequency of the latter. I plan to queue this in renesas-devel for v5.20. Thanks for your comments! Geert Uytterhoeven (3): arm64: dts: renesas: r8a779f0: Add L3 cache controller arm64: dts: renesas: r8a779f0: Add secondary CA55 CPU cores arm64: dts: renesas: r8a779f0: Add CPU core clocks Tho Vu (1): arm64: dts: renesas: r8a779f0: Add CPUIdle support arch/arm64/boot/dts/renesas/r8a779f0.dtsi | 175 +++++++++++++++++++++- 1 file changed, 170 insertions(+), 5 deletions(-) -- 2.25.1 Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds
WARNING: multiple messages have this Message-ID (diff)
From: Geert Uytterhoeven <geert+renesas@glider.be> To: Magnus Damm <magnus.damm@gmail.com>, Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> Cc: linux-renesas-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Geert Uytterhoeven <geert+renesas@glider.be> Subject: [PATCH 0/4] arm64: dts: renesas: r8a779f0: CPU topology improvements Date: Wed, 8 Jun 2022 17:40:18 +0200 [thread overview] Message-ID: <cover.1654701480.git.geert+renesas@glider.be> (raw) Hi all, Currently, the R-Car S4-8 DTS describes a single Cortex-A55 CPU core only. This patch series completes the description of the Cortex-A55 lusters by describing L3 caches, CPU cores 1-7, CPU map, PSCI for CPU bring up, CPUIdle, and CPU core clocks. This has been tested on the Spider development board, where now all 8 Cortex-A55 CPU cores are available after boot. All but the first CPU core can be controlled from sysfs (/sys/*/*/cpu/cpu[0-7]/online). CPU core performance follows the CPU core clocks, when changing the frequency of the latter. I plan to queue this in renesas-devel for v5.20. Thanks for your comments! Geert Uytterhoeven (3): arm64: dts: renesas: r8a779f0: Add L3 cache controller arm64: dts: renesas: r8a779f0: Add secondary CA55 CPU cores arm64: dts: renesas: r8a779f0: Add CPU core clocks Tho Vu (1): arm64: dts: renesas: r8a779f0: Add CPUIdle support arch/arm64/boot/dts/renesas/r8a779f0.dtsi | 175 +++++++++++++++++++++- 1 file changed, 170 insertions(+), 5 deletions(-) -- 2.25.1 Gr{oetje,eeting}s, Geert -- Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org In personal conversations with technical people, I call myself a hacker. But when I'm talking to journalists I just say "programmer" or something like that. -- Linus Torvalds _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2022-06-08 15:40 UTC|newest] Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-06-08 15:40 Geert Uytterhoeven [this message] 2022-06-08 15:40 ` [PATCH 0/4] arm64: dts: renesas: r8a779f0: CPU topology improvements Geert Uytterhoeven 2022-06-08 15:40 ` [PATCH 1/4] arm64: dts: renesas: r8a779f0: Add L3 cache controller Geert Uytterhoeven 2022-06-08 15:40 ` Geert Uytterhoeven 2022-06-08 15:40 ` [PATCH 2/4] arm64: dts: renesas: r8a779f0: Add secondary CA55 CPU cores Geert Uytterhoeven 2022-06-08 15:40 ` Geert Uytterhoeven 2022-06-08 15:40 ` [PATCH 3/4] arm64: dts: renesas: r8a779f0: Add CPUIdle support Geert Uytterhoeven 2022-06-08 15:40 ` Geert Uytterhoeven 2022-06-08 15:40 ` [PATCH 4/4] arm64: dts: renesas: r8a779f0: Add CPU core clocks Geert Uytterhoeven 2022-06-08 15:40 ` Geert Uytterhoeven 2022-06-10 11:27 ` [PATCH 0/4] arm64: dts: renesas: r8a779f0: CPU topology improvements Yoshihiro Shimoda 2022-06-10 11:27 ` Yoshihiro Shimoda
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=cover.1654701480.git.geert+renesas@glider.be \ --to=geert+renesas@glider.be \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=magnus.damm@gmail.com \ --cc=yoshihiro.shimoda.uh@renesas.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.