All of lore.kernel.org
 help / color / mirror / Atom feed
From: James Hogan <james.hogan@imgtec.com>
To: <linux-mips@linux-mips.org>, <kvm@vger.kernel.org>
Cc: "James Hogan" <james.hogan@imgtec.com>,
	"Ralf Baechle" <ralf@linux-mips.org>,
	"David Daney" <david.daney@cavium.com>,
	"Andreas Herrmann" <andreas.herrmann@caviumnetworks.com>,
	"Paolo Bonzini" <pbonzini@redhat.com>,
	"Radim Krčmář" <rkrcmar@redhat.com>
Subject: [PATCH 8/8] MIPS: Allow KVM to be enabled on Octeon CPUs
Date: Tue, 14 Mar 2017 10:25:51 +0000	[thread overview]
Message-ID: <d1921c1969fb44688dcb7505ab31e4ac0d8ce850.1489486985.git-series.james.hogan@imgtec.com> (raw)
In-Reply-To: <cover.79b3feae3a98cb166c2d40a7bd4e854a5faedc89.1489486985.git-series.james.hogan@imgtec.com>

Octeon III has VZ ASE support, so allow KVM to be enabled on Octeon
CPUs as it should now be functional.

Signed-off-by: James Hogan <james.hogan@imgtec.com>
Cc: Ralf Baechle <ralf@linux-mips.org>
Cc: David Daney <david.daney@cavium.com>
Cc: Andreas Herrmann <andreas.herrmann@caviumnetworks.com>
Cc: Paolo Bonzini <pbonzini@redhat.com>
Cc: "Radim Krčmář" <rkrcmar@redhat.com>
Cc: linux-mips@linux-mips.org
Cc: kvm@vger.kernel.org
---
 arch/mips/Kconfig | 1 +
 1 file changed, 1 insertion(+), 0 deletions(-)

diff --git a/arch/mips/Kconfig b/arch/mips/Kconfig
index a008a9f03072..0a4adbc326e6 100644
--- a/arch/mips/Kconfig
+++ b/arch/mips/Kconfig
@@ -1687,6 +1687,7 @@ config CPU_CAVIUM_OCTEON
 	select USB_EHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
 	select USB_OHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
 	select MIPS_L1_CACHE_SHIFT_7
+	select HAVE_KVM
 	help
 	  The Cavium Octeon processor is a highly integrated chip containing
 	  many ethernet hardware widgets for networking tasks. The processor
-- 
git-series 0.8.10

WARNING: multiple messages have this Message-ID (diff)
From: James Hogan <james.hogan@imgtec.com>
To: linux-mips@linux-mips.org, kvm@vger.kernel.org
Cc: "James Hogan" <james.hogan@imgtec.com>,
	"Ralf Baechle" <ralf@linux-mips.org>,
	"David Daney" <david.daney@cavium.com>,
	"Andreas Herrmann" <andreas.herrmann@caviumnetworks.com>,
	"Paolo Bonzini" <pbonzini@redhat.com>,
	"Radim Krčmář" <rkrcmar@redhat.com>
Subject: [PATCH 8/8] MIPS: Allow KVM to be enabled on Octeon CPUs
Date: Tue, 14 Mar 2017 10:25:51 +0000	[thread overview]
Message-ID: <d1921c1969fb44688dcb7505ab31e4ac0d8ce850.1489486985.git-series.james.hogan@imgtec.com> (raw)
Message-ID: <20170314102551.qvMxfzJ0qNOWjekZy3x508TkMppCNvxPF_AKdXSIFpY@z> (raw)
In-Reply-To: <cover.79b3feae3a98cb166c2d40a7bd4e854a5faedc89.1489486985.git-series.james.hogan@imgtec.com>

Octeon III has VZ ASE support, so allow KVM to be enabled on Octeon
CPUs as it should now be functional.

Signed-off-by: James Hogan <james.hogan@imgtec.com>
Cc: Ralf Baechle <ralf@linux-mips.org>
Cc: David Daney <david.daney@cavium.com>
Cc: Andreas Herrmann <andreas.herrmann@caviumnetworks.com>
Cc: Paolo Bonzini <pbonzini@redhat.com>
Cc: "Radim Krčmář" <rkrcmar@redhat.com>
Cc: linux-mips@linux-mips.org
Cc: kvm@vger.kernel.org
---
 arch/mips/Kconfig | 1 +
 1 file changed, 1 insertion(+), 0 deletions(-)

diff --git a/arch/mips/Kconfig b/arch/mips/Kconfig
index a008a9f03072..0a4adbc326e6 100644
--- a/arch/mips/Kconfig
+++ b/arch/mips/Kconfig
@@ -1687,6 +1687,7 @@ config CPU_CAVIUM_OCTEON
 	select USB_EHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
 	select USB_OHCI_BIG_ENDIAN_MMIO if CPU_BIG_ENDIAN
 	select MIPS_L1_CACHE_SHIFT_7
+	select HAVE_KVM
 	help
 	  The Cavium Octeon processor is a highly integrated chip containing
 	  many ethernet hardware widgets for networking tasks. The processor
-- 
git-series 0.8.10

  parent reply	other threads:[~2017-03-14 10:36 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-03-14 10:25 [PATCH 0/8] KVM: MIPS: Add Cavium Octeon III support James Hogan
2017-03-14 10:25 ` James Hogan
2017-03-14 10:25 ` [PATCH 1/8] MIPS: Add Octeon III register accessors & definitions James Hogan
2017-03-14 10:25   ` James Hogan
2017-03-15 13:41   ` Ralf Baechle
2017-03-16 13:11     ` James Hogan
2017-03-14 10:25 ` [PATCH 2/8] KVM: MIPS/Emulate: Adapt T&E CACHE emulation for Octeon James Hogan
2017-03-14 10:25   ` James Hogan
2017-03-14 10:25 ` [PATCH 3/8] KVM: MIPS/TLB: Handle virtually tagged icaches James Hogan
2017-03-14 10:25   ` James Hogan
2017-03-14 10:25 ` [PATCH 4/8] KVM: MIPS/T&E: Report correct dcache line size James Hogan
2017-03-14 10:25   ` James Hogan
2017-03-14 10:25 ` [PATCH 5/8] KVM: MIPS/VZ: VZ hardware setup for Octeon III James Hogan
2017-03-14 10:25   ` James Hogan
2017-03-14 10:25 ` [PATCH 6/8] KVM: MIPS/VZ: Emulate hit CACHE ops " James Hogan
2017-03-14 10:25   ` James Hogan
2017-03-14 10:25 ` [PATCH 7/8] KVM: MIPS/VZ: Handle Octeon III guest.PRid register James Hogan
2017-03-14 10:25   ` James Hogan
2017-03-14 10:25 ` James Hogan [this message]
2017-03-14 10:25   ` [PATCH 8/8] MIPS: Allow KVM to be enabled on Octeon CPUs James Hogan

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=d1921c1969fb44688dcb7505ab31e4ac0d8ce850.1489486985.git-series.james.hogan@imgtec.com \
    --to=james.hogan@imgtec.com \
    --cc=andreas.herrmann@caviumnetworks.com \
    --cc=david.daney@cavium.com \
    --cc=kvm@vger.kernel.org \
    --cc=linux-mips@linux-mips.org \
    --cc=pbonzini@redhat.com \
    --cc=ralf@linux-mips.org \
    --cc=rkrcmar@redhat.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.