From: Simon Horman <horms+renesas@verge.net.au> To: linux-renesas-soc@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org, Magnus Damm <magnus.damm@gmail.com>, Magnus Damm <damm+renesas@opensource.se>, Geert Uytterhoeven <geert+renesas@glider.be>, Simon Horman <horms+renesas@verge.net.au> Subject: [PATCH 37/41] devicetree: bindings: Renesas APMU and SMP Enable method Date: Thu, 30 Jun 2016 16:15:57 +0200 [thread overview] Message-ID: <e454b359b7a0a6f59e3d83394e6d4e598554cb33.1467294011.git.horms+renesas@verge.net.au> (raw) In-Reply-To: <cover.1467294011.git.horms+renesas@verge.net.au> From: Magnus Damm <damm+renesas@opensource.se> Add DT binding documentation for the APMU hardware and add "renesas,apmu" to the list of enable methods for the ARM cpus. Signed-off-by: Magnus Damm <damm+renesas@opensource.se> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Rob Herring <robh@kernel.org> Cc: devicetree@vger.kernel.org Signed-off-by: Simon Horman <horms+renesas@verge.net.au> --- Documentation/devicetree/bindings/arm/cpus.txt | 1 + .../devicetree/bindings/power/renesas,apmu.txt | 31 ++++++++++++++++++++++ 2 files changed, 32 insertions(+) create mode 100644 Documentation/devicetree/bindings/power/renesas,apmu.txt diff --git a/Documentation/devicetree/bindings/arm/cpus.txt b/Documentation/devicetree/bindings/arm/cpus.txt index 3f0cbbb8395f..fa7520eb6387 100644 --- a/Documentation/devicetree/bindings/arm/cpus.txt +++ b/Documentation/devicetree/bindings/arm/cpus.txt @@ -204,6 +204,7 @@ nodes to be present and contain the properties described below. "qcom,gcc-msm8660" "qcom,kpss-acc-v1" "qcom,kpss-acc-v2" + "renesas,apmu" "rockchip,rk3036-smp" "rockchip,rk3066-smp" "ste,dbx500-smp" diff --git a/Documentation/devicetree/bindings/power/renesas,apmu.txt b/Documentation/devicetree/bindings/power/renesas,apmu.txt new file mode 100644 index 000000000000..84404c9edff7 --- /dev/null +++ b/Documentation/devicetree/bindings/power/renesas,apmu.txt @@ -0,0 +1,31 @@ +DT bindings for the Renesas Advanced Power Management Unit + +Renesas R-Car line of SoCs utilize one or more APMU hardware units +for CPU core power domain control including SMP boot and CPU Hotplug. + +Required properties: + +- compatible: Should be "renesas,<soctype>-apmu", "renesas,apmu" as fallback. + Examples with soctypes are: + - "renesas,r8a7790-apmu" (R-Car H2) + - "renesas,r8a7791-apmu" (R-Car M2-W) + - "renesas,r8a7792-apmu" (R-Car V2H) + - "renesas,r8a7793-apmu" (R-Car M2-N) + - "renesas,r8a7794-apmu" (R-Car E2) + +- reg: Base address and length of the I/O registers used by the APMU. + +- cpus: This node contains a list of CPU cores, which should match the order + of CPU cores used by the WUPCR and PSTR registers in the Advanced Power + Management Unit section of the device's datasheet. + + +Example: + +This shows the r8a7791 APMU that can control CPU0 and CPU1. + + apmu@e6152000 { + compatible = "renesas,r8a7791-apmu", "renesas,apmu"; + reg = <0 0xe6152000 0 0x188>; + cpus = <&cpu0 &cpu1>; + }; -- 2.7.0.rc3.207.g0ac5344
WARNING: multiple messages have this Message-ID (diff)
From: horms+renesas@verge.net.au (Simon Horman) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 37/41] devicetree: bindings: Renesas APMU and SMP Enable method Date: Thu, 30 Jun 2016 16:15:57 +0200 [thread overview] Message-ID: <e454b359b7a0a6f59e3d83394e6d4e598554cb33.1467294011.git.horms+renesas@verge.net.au> (raw) In-Reply-To: <cover.1467294011.git.horms+renesas@verge.net.au> From: Magnus Damm <damm+renesas@opensource.se> Add DT binding documentation for the APMU hardware and add "renesas,apmu" to the list of enable methods for the ARM cpus. Signed-off-by: Magnus Damm <damm+renesas@opensource.se> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Acked-by: Rob Herring <robh@kernel.org> Cc: devicetree at vger.kernel.org Signed-off-by: Simon Horman <horms+renesas@verge.net.au> --- Documentation/devicetree/bindings/arm/cpus.txt | 1 + .../devicetree/bindings/power/renesas,apmu.txt | 31 ++++++++++++++++++++++ 2 files changed, 32 insertions(+) create mode 100644 Documentation/devicetree/bindings/power/renesas,apmu.txt diff --git a/Documentation/devicetree/bindings/arm/cpus.txt b/Documentation/devicetree/bindings/arm/cpus.txt index 3f0cbbb8395f..fa7520eb6387 100644 --- a/Documentation/devicetree/bindings/arm/cpus.txt +++ b/Documentation/devicetree/bindings/arm/cpus.txt @@ -204,6 +204,7 @@ nodes to be present and contain the properties described below. "qcom,gcc-msm8660" "qcom,kpss-acc-v1" "qcom,kpss-acc-v2" + "renesas,apmu" "rockchip,rk3036-smp" "rockchip,rk3066-smp" "ste,dbx500-smp" diff --git a/Documentation/devicetree/bindings/power/renesas,apmu.txt b/Documentation/devicetree/bindings/power/renesas,apmu.txt new file mode 100644 index 000000000000..84404c9edff7 --- /dev/null +++ b/Documentation/devicetree/bindings/power/renesas,apmu.txt @@ -0,0 +1,31 @@ +DT bindings for the Renesas Advanced Power Management Unit + +Renesas R-Car line of SoCs utilize one or more APMU hardware units +for CPU core power domain control including SMP boot and CPU Hotplug. + +Required properties: + +- compatible: Should be "renesas,<soctype>-apmu", "renesas,apmu" as fallback. + Examples with soctypes are: + - "renesas,r8a7790-apmu" (R-Car H2) + - "renesas,r8a7791-apmu" (R-Car M2-W) + - "renesas,r8a7792-apmu" (R-Car V2H) + - "renesas,r8a7793-apmu" (R-Car M2-N) + - "renesas,r8a7794-apmu" (R-Car E2) + +- reg: Base address and length of the I/O registers used by the APMU. + +- cpus: This node contains a list of CPU cores, which should match the order + of CPU cores used by the WUPCR and PSTR registers in the Advanced Power + Management Unit section of the device's datasheet. + + +Example: + +This shows the r8a7791 APMU that can control CPU0 and CPU1. + + apmu at e6152000 { + compatible = "renesas,r8a7791-apmu", "renesas,apmu"; + reg = <0 0xe6152000 0 0x188>; + cpus = <&cpu0 &cpu1>; + }; -- 2.7.0.rc3.207.g0ac5344
next prev parent reply other threads:[~2016-06-30 14:17 UTC|newest] Thread overview: 86+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-06-30 14:15 [GIT PULL] Second Round of Renesas ARM Based SoC DT Updates for v4.8 Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 01/41] ARM: dts: ape6evm: Name serial port pfc subnode after device name Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 02/41] ARM: dts: ape6evm: Name mmc " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 03/41] ARM: dts: armadillo800eva: Name serial port " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 04/41] ARM: dts: bockw: " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 05/41] ARM: dts: marzen: Name serial port pfc subnodes after device names Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 06/41] ARM: dts: lager: " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 07/41] ARM: dts: lager: Name spi " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 08/41] ARM: dts: lager: Name vin pfc subnode after device name Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 09/41] ARM: dts: koelsch: Name serial port pfc subnodes after device names Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 10/41] ARM: dts: koelsch: Name spi " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 11/41] ARM: dts: porter: Name serial port pfc subnode after device name Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 12/41] ARM: dts: porter: Name spi " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 13/41] ARM: dts: gose: Name serial port pfc subnodes after device names Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 14/41] ARM: dts: gose: Name spi pfc subnode after device name Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 15/41] ARM: dts: alt: Name serial port " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 16/41] ARM: dts: alt: Name spi " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 17/41] ARM: dts: silk: Name serial port " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 18/41] ARM: dts: silk: Name spi " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 19/41] ARM: dts: kzm9g: Name serial port " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 20/41] ARM: dts: r8a7792: add clock index macros Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 21/41] ARM: dts: r8a7792: add power domain " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 22/41] ARM: dts: r8a7792: initial SoC device tree Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 23/41] ARM: dts: r8a7792: add SYS-DMAC support Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 24/41] ARM: dts: r8a7792: add [H]SCIF support Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 25/41] ARM: dts: r8a7792: add IRQC support Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 26/41] ARM: dts: blanche: document Blanche board Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 27/41] ARM: dts: blanche: initial device tree Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 28/41] ARM: dts: blanche: add Ethernet support Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 29/41] ARM: dts: silk: add DU pins Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 30/41] ARM: dts: r8a7792: add JPU clocks Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 31/41] ARM: dts: r8a7792: add JPU support Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 32/41] ARM: dts: armadillo800eva: Update console parameters Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 33/41] ARM: dts: genmai: " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 34/41] ARM: dts: marzen: Add serial port config to chosen/stdout-path Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 35/41] ARM: dts: kzm9d: Update console parameters Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 36/41] ARM: dts: kzm9g: " Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` Simon Horman [this message] 2016-06-30 14:15 ` [PATCH 37/41] devicetree: bindings: Renesas APMU and SMP Enable method Simon Horman 2016-06-30 14:15 ` [PATCH 38/41] ARM: dts: r8a7790: Add APMU nodes Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:15 ` [PATCH 39/41] ARM: dts: r8a7791: Add APMU node Simon Horman 2016-06-30 14:15 ` Simon Horman 2016-06-30 14:16 ` [PATCH 40/41] ARM: dts: r8a7793: Add APMU node and second CPU core Simon Horman 2016-06-30 14:16 ` Simon Horman 2016-06-30 14:16 ` [PATCH 41/41] ARM: dts: r8a7792: add SMP support Simon Horman 2016-06-30 14:16 ` Simon Horman 2016-07-07 5:11 ` [GIT PULL] Second Round of Renesas ARM Based SoC DT Updates for v4.8 Olof Johansson 2016-07-07 5:11 ` Olof Johansson
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=e454b359b7a0a6f59e3d83394e6d4e598554cb33.1467294011.git.horms+renesas@verge.net.au \ --to=horms+renesas@verge.net.au \ --cc=damm+renesas@opensource.se \ --cc=geert+renesas@glider.be \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=magnus.damm@gmail.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.