From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D5B5BC48BD1 for ; Wed, 9 Jun 2021 12:10:57 +0000 (UTC) Received: by mail.kernel.org (Postfix) id A13C8613B8; Wed, 9 Jun 2021 12:10:57 +0000 (UTC) Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [85.220.165.71]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 29679613B1 for ; Wed, 9 Jun 2021 12:10:57 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 29679613B1 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=ore@pengutronix.de Received: from dude.hi.pengutronix.de ([2001:67c:670:100:1d::7]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1lqx2q-0007WQ-ET; Wed, 09 Jun 2021 14:10:52 +0200 Received: from ore by dude.hi.pengutronix.de with local (Exim 4.92) (envelope-from ) id 1lqx2o-0004tN-Vo; Wed, 09 Jun 2021 14:10:50 +0200 From: Oleksij Rempel List-Id: To: Arnd Bergmann , Daniel Vetter , David Airlie , Olof Johansson , Rob Herring , Sascha Hauer , Shawn Guo , soc@kernel.org, Thierry Reding Cc: Sam Ravnborg , =?UTF-8?q?S=C3=B8ren=20Andersen?= , Juergen Borleis , =?UTF-8?q?Ulrich=20=C3=96lmann?= , Michael Grzeschik , Marco Felsch , Lucas Stach , Oleksij Rempel , devicetree@vger.kernel.org, Fabio Estevam , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Pengutronix Kernel Team , dri-devel@lists.freedesktop.org Subject: [PATCH v1 4/4] ARM: dts: add SKOV imx6q and imx6dl based boards Date: Wed, 9 Jun 2021 14:10:50 +0200 Message-Id: <20210609121050.18715-5-o.rempel@pengutronix.de> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20210609121050.18715-1-o.rempel@pengutronix.de> References: <20210609121050.18715-1-o.rempel@pengutronix.de> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::7 X-SA-Exim-Mail-From: ore@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: soc@kernel.org From: Sam Ravnborg Add SKOV imx6q/dl LT2, LT6 and mi1010ait-1cp1 boards. Signed-off-by: Sam Ravnborg Signed-off-by: Søren Andersen Signed-off-by: Juergen Borleis Signed-off-by: Ulrich Ölmann Signed-off-by: Michael Grzeschik Signed-off-by: Marco Felsch Signed-off-by: Lucas Stach Signed-off-by: Oleksij Rempel --- arch/arm/boot/dts/Makefile | 5 + arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts | 13 + arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts | 108 ++++ arch/arm/boot/dts/imx6q-skov-revc-lt2.dts | 36 ++ arch/arm/boot/dts/imx6q-skov-revc-lt6.dts | 128 +++++ .../dts/imx6q-skov-reve-mi1010ait-1cp1.dts | 127 +++++ arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi | 58 +++ arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi | 476 ++++++++++++++++++ 8 files changed, 951 insertions(+) create mode 100644 arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts create mode 100644 arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-revc-lt2.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-revc-lt6.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts create mode 100644 arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi create mode 100644 arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index f8f09c5066e7..60a3ef665697 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -473,6 +473,8 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ imx6dl-sabrelite.dtb \ imx6dl-sabresd.dtb \ imx6dl-savageboard.dtb \ + imx6dl-skov-revc-lt2.dtb \ + imx6dl-skov-revc-lt6.dtb \ imx6dl-ts4900.dtb \ imx6dl-ts7970.dtb \ imx6dl-tx6dl-comtft.dtb \ @@ -567,6 +569,9 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ imx6q-sabresd.dtb \ imx6q-savageboard.dtb \ imx6q-sbc6x.dtb \ + imx6q-skov-revc-lt2.dtb \ + imx6q-skov-revc-lt6.dtb \ + imx6q-skov-reve-mi1010ait-1cp1.dtb \ imx6q-tbs2910.dtb \ imx6q-ts4900.dtb \ imx6q-ts7970.dtb \ diff --git a/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts b/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts new file mode 100644 index 000000000000..667b8faa1807 --- /dev/null +++ b/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6dl.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU SoloCore"; + compatible = "skov,imx6dl-skov-revc-lt2", "fsl,imx6dl"; +}; diff --git a/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts b/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts new file mode 100644 index 000000000000..25071c7c4e29 --- /dev/null +++ b/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts @@ -0,0 +1,108 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6dl.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU SoloCore"; + compatible = "skov,imx6dl-skov-revc-lt6", "fsl,imx6dl"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + display { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx-parallel-display"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1>; + + port@0 { + reg = <0>; + + display0_in: endpoint { + remote-endpoint = <&ipu1_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + + panel { + compatible = "logictechno,lttd800480070-l6wh-rt"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; +}; + +&ipu1_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_ipu1: ipu1grp { + fsl,pins = < + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 + MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts b/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts new file mode 100644 index 000000000000..25332e57ba7b --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts @@ -0,0 +1,36 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-revc-lt2", "fsl,imx6q"; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&iomuxc { + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts b/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts new file mode 100644 index 000000000000..3e3b36ad362a --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts @@ -0,0 +1,128 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-revc-lt6", "fsl,imx6q"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + display { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx-parallel-display"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1>; + + port@0 { + reg = <0>; + + display0_in: endpoint { + remote-endpoint = <&ipu1_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + panel { + compatible = "logictechno,lttd800480070-l6wh-rt"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&ipu1_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; + + pinctrl_ipu1: ipu1grp { + fsl,pins = < + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 + MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts b/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts new file mode 100644 index 000000000000..7f1f19b74bfa --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts @@ -0,0 +1,127 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-reve-mi1010ait-1cp1", "fsl,imx6q"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + panel { + compatible = "multi-inno,mi1010ait-1cp"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&lvds0_out>; + }; + }; + }; +}; + +&clks { + assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>, + <&clks IMX6QDL_CLK_LDB_DI1_SEL>; + assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>, + <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + clock-frequency = <100000>; + status = "okay"; + + touchscreen@38 { + compatible = "edt,edt-ft5406"; + reg = <0x38>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_touchscreen>; + interrupt-parent = <&gpio3>; + interrupts = <19 IRQ_TYPE_EDGE_FALLING>; + reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>; + touchscreen-size-x = <1280>; + touchscreen-size-y = <800>; + wakeup-source; + }; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&ldb { + status = "okay"; + + lvds-channel@0 { + status = "okay"; + + port@4 { + reg = <4>; + + lvds0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_i2c1: i2c1grp { + fsl,pins = < + /* external 1 k pull up */ + MX6QDL_PAD_EIM_D21__I2C1_SCL 0x40010878 + /* external 1 k pull up */ + MX6QDL_PAD_EIM_D28__I2C1_SDA 0x40010878 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; + + pinctrl_touchscreen: touchscreengrp { + fsl,pins = < + /* external 10 k pull up */ + /* CTP_INT */ + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x1b0b0 + /* CTP_RST */ + MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x1b0b0 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi b/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi new file mode 100644 index 000000000000..6fb49f08c7ad --- /dev/null +++ b/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi @@ -0,0 +1,58 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +&ecspi4 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi4>; + cs-gpios = <&gpio3 20 GPIO_ACTIVE_LOW>; + status = "okay"; + + touchscreen@0 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_touch>; + compatible = "ti,tsc2046"; + reg = <0>; + spi-max-frequency = <1000000>; + interrupts-extended = <&gpio3 19 IRQ_TYPE_LEVEL_LOW>; + vcc-supply = <®_3v3>; + + pendown-gpio = <&gpio3 19 GPIO_ACTIVE_LOW>; + + ti,x-plate-ohms = /bits/ 16 <850>; + ti,y-plate-ohms = /bits/ 16 <295>; + ti,pressure-min = /bits/ 16 <2>; + ti,pressure-max = /bits/ 16 <1500>; + ti,vref-mv = /bits/ 16 <3300>; + ti,settle-delay-usec = /bits/ 16 <15>; + ti,vref-delay-usecs = /bits/ 16 <0>; + ti,penirq-recheck-delay-usecs = /bits/ 16 <100>; + ti,debounce-max = /bits/ 16 <100>; + ti,debounce-tol = /bits/ 16 <(~0)>; + ti,debounce-rep = /bits/ 16 <4>; + + touchscreen-swapped-x-y; + touchscreen-inverted-y; + + linux,wakeup; + }; +}; + +&iomuxc { + pinctrl_ecspi4: ecspi4grp { + fsl,pins = < + MX6QDL_PAD_EIM_D28__ECSPI4_MOSI 0x100b1 + MX6QDL_PAD_EIM_D22__ECSPI4_MISO 0x000b1 + MX6QDL_PAD_EIM_D21__ECSPI4_SCLK 0x000b1 + /* *no* external pull up */ + MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x40000058 + >; + }; + + pinctrl_touch: touchgrp { + fsl,pins = < + /* external pull up */ + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x10040 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi b/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi new file mode 100644 index 000000000000..facaead06dea --- /dev/null +++ b/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi @@ -0,0 +1,476 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +#include +#include + +/ { + chosen { + stdout-path = &uart2; + }; + + aliases { + can0 = &can1; + can1 = &can2; + nand = &gpmi; + usb0 = &usbh1; + usb1 = &usbotg; + rtc0 = &i2c_rtc; + rtc1 = &snvs; + mdio-gpio0 = &mdio; + }; + + iio-hwmon { + compatible = "iio-hwmon"; + io-channels = <&adc 0>, /* 24V */ + <&adc 1>; /* temperature */ + }; + + leds { + compatible = "gpio-leds"; + + led-0 { + label = "D1"; + gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>; + function = LED_FUNCTION_STATUS; + default-state = "on"; + linux,default-trigger = "heartbeat"; + }; + + led-1 { + label = "D2"; + gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>; + default-state = "off"; + }; + + led-2 { + label = "D3"; + gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>; + default-state = "on"; + }; + }; + + mdio: mdio { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_mdio>; + compatible = "microchip,mdio-smi0"; + #address-cells = <1>; + #size-cells = <0>; + gpios = <&gpio1 31 GPIO_ACTIVE_HIGH + &gpio1 22 GPIO_ACTIVE_HIGH>; + + switch@3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_switch>; + compatible = "microchip,ksz8873"; + interrupt-parent = <&gpio3>; + interrupt = <30 IRQ_TYPE_LEVEL_HIGH>; + reset-gpios = <&gpio1 5 GPIO_ACTIVE_LOW>; + reg = <0>; + + + ports { + #address-cells = <1>; + #size-cells = <0>; + + ports@0 { + reg = <0>; + phy-mode = "internal"; + label = "lan1"; + }; + + ports@1 { + reg = <1>; + phy-mode = "internal"; + label = "lan2"; + }; + + ports@2 { + reg = <2>; + label = "cpu"; + ethernet = <&fec>; + phy-mode = "rmii"; + + fixed-link { + speed = <100>; + full-duplex; + }; + }; + }; + }; + + }; + + clk50m_phy: phy-clock { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <50000000>; + }; + + reg_3v3: regulator-3v3 { + compatible = "regulator-fixed"; + vin-supply = <®_5v0>; + regulator-name = "3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; + + reg_5v0: regulator-5v0 { + compatible = "regulator-fixed"; + regulator-name = "5v0"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + }; + + reg_24v0: regulator-24v0 { + compatible = "regulator-fixed"; + regulator-name = "24v0"; + regulator-min-microvolt = <24000000>; + regulator-max-microvolt = <24000000>; + }; + + reg_can1_stby: regulator-can1-stby { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can1_stby>; + regulator-name = "can1-3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio3 31 GPIO_ACTIVE_LOW>; + }; + + reg_can2_stby: regulator-can2-stby { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can2_stby>; + regulator-name = "can2-3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio4 11 GPIO_ACTIVE_LOW>; + }; + + reg_vcc_mmc: regulator-vcc-mmc { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_vcc_mmc>; + compatible = "regulator-fixed"; + vin-supply = <®_3v3>; + regulator-name = "mmc_vcc_supply"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + regulator-boot-on; + gpio = <&gpio7 8 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us = <100>; + }; + + reg_vcc_mmc_io: regulator-vcc-mmc-io { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_vcc_mmc_io>; + compatible = "regulator-gpio"; + vin-supply = <®_5v0>; + regulator-name = "mmc_io_supply"; + regulator-type = "voltage"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + gpios = <&gpio7 13 GPIO_ACTIVE_HIGH>; + states = <1800000 0x1>, <3300000 0x0>; + startup-delay-us = <100>; + }; +}; + +&can1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can1>; + xceiver-supply = <®_can1_stby>; + status = "okay"; +}; + +&can2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can2>; + xceiver-supply = <®_can2_stby>; + status = "okay"; +}; + +&ecspi1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi1>; + cs-gpios = <&gpio3 24 GPIO_ACTIVE_LOW>; + status = "okay"; + + flash@0 { + compatible = "jedec,spi-nor"; + spi-max-frequency = <54000000>; + reg = <0>; + }; +}; + +&ecspi2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi2>; + cs-gpios = <&gpio2 26 GPIO_ACTIVE_LOW>; + status = "okay"; + + adc: adc@0 { + compatible = "microchip,mcp3002"; + reg = <0>; + spi-max-frequency = <1000000>; + #io-channel-cells = <1>; + }; +}; + +&fec { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_enet>; + clocks = <&clks IMX6QDL_CLK_ENET>, + <&clks IMX6QDL_CLK_ENET>, + <&clk50m_phy>; + clock-names = "ipg", "ahb", "ptp"; + phy-mode = "rmii"; + phy-supply = <®_3v3>; + status = "okay"; + + fixed-link { + speed = <100>; + full-duplex; + }; +}; + +&gpmi { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpmi_nand>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <0>; + status = "okay"; +}; + +&i2c3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c3>; + clock-frequency = <400000>; + status = "okay"; + + i2c_rtc: rtc@51 { + compatible = "nxp,pcf85063"; + reg = <0x51>; + quartz-load-femtofarads = <12500>; + }; +}; + +&pwm2 { + #pwm-cells = <2>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm2>; + status = "okay"; +}; + +&pwm3 { + /* used for LCD contrast control */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm3>; + status = "okay"; +}; + +&uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +&usbh1 { + vbus-supply = <®_5v0>; + disable-over-current; + status = "okay"; +}; + +/* no usbh2 */ +&usbphynop1 { + status = "disabled"; +}; + +/* no usbh3 */ +&usbphynop2 { + status = "disabled"; +}; + +&usbotg { + vbus-supply = <®_5v0>; + disable-over-current; + status = "okay"; +}; + +&usdhc3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc3>; + wp-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>; + cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>; + cap-power-off-card; + full-pwr-cycle; + bus-width = <4>; + max-frequency = <50000000>; + cap-sd-highspeed; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-ddr50; + mmc-ddr-1_8v; + vmmc-supply = <®_vcc_mmc>; + vqmmc-supply = <®_vcc_mmc_io>; + status = "okay"; +}; + +&iomuxc { + pinctrl_can1: can1grp { + fsl,pins = < + MX6QDL_PAD_GPIO_7__FLEXCAN1_TX 0x3008 + MX6QDL_PAD_GPIO_8__FLEXCAN1_RX 0x1b000 + >; + }; + + pinctrl_can1_stby: can1stbygrp { + fsl,pins = < + MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x13008 + >; + }; + + pinctrl_can2: can2grp { + fsl,pins = < + MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x3008 + MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x1b000 + >; + }; + + pinctrl_can2_stby: can2stbygrp { + fsl,pins = < + MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x13008 + >; + }; + + pinctrl_ecspi1: ecspi1grp { + fsl,pins = < + MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1 + MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0xb1 + MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0xb1 + /* *no* external pull up */ + MX6QDL_PAD_EIM_D24__GPIO3_IO24 0x58 + >; + }; + + pinctrl_ecspi2: ecspi2grp { + fsl,pins = < + MX6QDL_PAD_EIM_OE__ECSPI2_MISO 0x100b1 + MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0xb1 + MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0xb1 + /* external pull up */ + MX6QDL_PAD_EIM_RW__GPIO2_IO26 0x58 + >; + }; + + pinctrl_enet: enetgrp { + fsl,pins = < + /* RMII 50 MHz */ + MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN 0x100f5 + MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x100f5 + MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 0x100c0 + MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 0x100c0 + MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x100f5 + MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 0x100f5 + MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x1b0b0 + MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x58 + /* GPIO for "link active" */ + MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24 0x3038 + >; + }; + + pinctrl_gpmi_nand: gpminandgrp { + fsl,pins = < + MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1 + MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1 + MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000 + MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1 + MX6QDL_PAD_NANDF_CS1__NAND_CE1_B 0xb0b1 + MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1 + MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1 + MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1 + MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1 + MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1 + MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1 + MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1 + MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1 + MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1 + MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins = < + /* external 10 k pull up */ + MX6QDL_PAD_GPIO_3__I2C3_SCL 0x40010878 + /* external 10 k pull up */ + MX6QDL_PAD_GPIO_6__I2C3_SDA 0x40010878 + >; + }; + + pinctrl_mdio: mdiogrp { + fsl,pins = < + MX6QDL_PAD_ENET_MDIO__GPIO1_IO22 0x100b1 + MX6QDL_PAD_ENET_MDC__GPIO1_IO31 0xb1 + >; + }; + + pinctrl_pwm2: pwm2grp { + fsl,pins = < + MX6QDL_PAD_GPIO_1__PWM2_OUT 0x58 + >; + }; + + pinctrl_pwm3: pwm3grp { + fsl,pins = < + MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x58 + >; + }; + + pinctrl_switch: switchgrp { + fsl,pins = < + MX6QDL_PAD_EIM_D30__GPIO3_IO30 0xb0 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1 + MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059 + MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059 + MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059 + MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059 + MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059 + MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059 + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x1b040 + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b040 + >; + }; + + pinctrl_vcc_mmc: vccmmcgrp { + fsl,pins = < + MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x58 + >; + }; + + pinctrl_vcc_mmc_io: vccmmciogrp { + fsl,pins = < + MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x58 + >; + }; +}; -- 2.29.2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id F097FC48BCF for ; Wed, 9 Jun 2021 12:11:12 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id C49F8613B1 for ; Wed, 9 Jun 2021 12:11:12 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org C49F8613B1 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 56CED6E96A; Wed, 9 Jun 2021 12:11:08 +0000 (UTC) Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by gabe.freedesktop.org (Postfix) with ESMTPS id C9D266E929 for ; Wed, 9 Jun 2021 12:11:06 +0000 (UTC) Received: from dude.hi.pengutronix.de ([2001:67c:670:100:1d::7]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1lqx2q-0007WQ-ET; Wed, 09 Jun 2021 14:10:52 +0200 Received: from ore by dude.hi.pengutronix.de with local (Exim 4.92) (envelope-from ) id 1lqx2o-0004tN-Vo; Wed, 09 Jun 2021 14:10:50 +0200 From: Oleksij Rempel List-Id: To: Arnd Bergmann , Daniel Vetter , David Airlie , Olof Johansson , Rob Herring , Sascha Hauer , Shawn Guo , soc@kernel.org, Thierry Reding Subject: [PATCH v1 4/4] ARM: dts: add SKOV imx6q and imx6dl based boards Date: Wed, 9 Jun 2021 14:10:50 +0200 Message-ID: <20210609121050.18715-5-o.rempel@pengutronix.de> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20210609121050.18715-1-o.rempel@pengutronix.de> References: <20210609121050.18715-1-o.rempel@pengutronix.de> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::7 X-SA-Exim-Mail-From: ore@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: dri-devel@lists.freedesktop.org X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: =?UTF-8?q?Ulrich=20=C3=96lmann?= , Michael Grzeschik , devicetree@vger.kernel.org, Marco Felsch , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, Oleksij Rempel , Juergen Borleis , Pengutronix Kernel Team , =?UTF-8?q?S=C3=B8ren=20Andersen?= , Sam Ravnborg , linux-arm-kernel@lists.infradead.org Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Message-ID: <20210609121050.AwhecAMJkqLTPF2Po70G-7-ZrgoMW4gwa58wSOBiW4Q@z> From: Sam Ravnborg Add SKOV imx6q/dl LT2, LT6 and mi1010ait-1cp1 boards. Signed-off-by: Sam Ravnborg Signed-off-by: Søren Andersen Signed-off-by: Juergen Borleis Signed-off-by: Ulrich Ölmann Signed-off-by: Michael Grzeschik Signed-off-by: Marco Felsch Signed-off-by: Lucas Stach Signed-off-by: Oleksij Rempel --- arch/arm/boot/dts/Makefile | 5 + arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts | 13 + arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts | 108 ++++ arch/arm/boot/dts/imx6q-skov-revc-lt2.dts | 36 ++ arch/arm/boot/dts/imx6q-skov-revc-lt6.dts | 128 +++++ .../dts/imx6q-skov-reve-mi1010ait-1cp1.dts | 127 +++++ arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi | 58 +++ arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi | 476 ++++++++++++++++++ 8 files changed, 951 insertions(+) create mode 100644 arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts create mode 100644 arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-revc-lt2.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-revc-lt6.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts create mode 100644 arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi create mode 100644 arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index f8f09c5066e7..60a3ef665697 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -473,6 +473,8 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ imx6dl-sabrelite.dtb \ imx6dl-sabresd.dtb \ imx6dl-savageboard.dtb \ + imx6dl-skov-revc-lt2.dtb \ + imx6dl-skov-revc-lt6.dtb \ imx6dl-ts4900.dtb \ imx6dl-ts7970.dtb \ imx6dl-tx6dl-comtft.dtb \ @@ -567,6 +569,9 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ imx6q-sabresd.dtb \ imx6q-savageboard.dtb \ imx6q-sbc6x.dtb \ + imx6q-skov-revc-lt2.dtb \ + imx6q-skov-revc-lt6.dtb \ + imx6q-skov-reve-mi1010ait-1cp1.dtb \ imx6q-tbs2910.dtb \ imx6q-ts4900.dtb \ imx6q-ts7970.dtb \ diff --git a/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts b/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts new file mode 100644 index 000000000000..667b8faa1807 --- /dev/null +++ b/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6dl.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU SoloCore"; + compatible = "skov,imx6dl-skov-revc-lt2", "fsl,imx6dl"; +}; diff --git a/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts b/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts new file mode 100644 index 000000000000..25071c7c4e29 --- /dev/null +++ b/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts @@ -0,0 +1,108 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6dl.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU SoloCore"; + compatible = "skov,imx6dl-skov-revc-lt6", "fsl,imx6dl"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + display { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx-parallel-display"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1>; + + port@0 { + reg = <0>; + + display0_in: endpoint { + remote-endpoint = <&ipu1_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + + panel { + compatible = "logictechno,lttd800480070-l6wh-rt"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; +}; + +&ipu1_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_ipu1: ipu1grp { + fsl,pins = < + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 + MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts b/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts new file mode 100644 index 000000000000..25332e57ba7b --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts @@ -0,0 +1,36 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-revc-lt2", "fsl,imx6q"; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&iomuxc { + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts b/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts new file mode 100644 index 000000000000..3e3b36ad362a --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts @@ -0,0 +1,128 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-revc-lt6", "fsl,imx6q"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + display { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx-parallel-display"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1>; + + port@0 { + reg = <0>; + + display0_in: endpoint { + remote-endpoint = <&ipu1_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + panel { + compatible = "logictechno,lttd800480070-l6wh-rt"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&ipu1_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; + + pinctrl_ipu1: ipu1grp { + fsl,pins = < + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 + MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts b/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts new file mode 100644 index 000000000000..7f1f19b74bfa --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts @@ -0,0 +1,127 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-reve-mi1010ait-1cp1", "fsl,imx6q"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + panel { + compatible = "multi-inno,mi1010ait-1cp"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&lvds0_out>; + }; + }; + }; +}; + +&clks { + assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>, + <&clks IMX6QDL_CLK_LDB_DI1_SEL>; + assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>, + <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + clock-frequency = <100000>; + status = "okay"; + + touchscreen@38 { + compatible = "edt,edt-ft5406"; + reg = <0x38>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_touchscreen>; + interrupt-parent = <&gpio3>; + interrupts = <19 IRQ_TYPE_EDGE_FALLING>; + reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>; + touchscreen-size-x = <1280>; + touchscreen-size-y = <800>; + wakeup-source; + }; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&ldb { + status = "okay"; + + lvds-channel@0 { + status = "okay"; + + port@4 { + reg = <4>; + + lvds0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_i2c1: i2c1grp { + fsl,pins = < + /* external 1 k pull up */ + MX6QDL_PAD_EIM_D21__I2C1_SCL 0x40010878 + /* external 1 k pull up */ + MX6QDL_PAD_EIM_D28__I2C1_SDA 0x40010878 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; + + pinctrl_touchscreen: touchscreengrp { + fsl,pins = < + /* external 10 k pull up */ + /* CTP_INT */ + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x1b0b0 + /* CTP_RST */ + MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x1b0b0 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi b/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi new file mode 100644 index 000000000000..6fb49f08c7ad --- /dev/null +++ b/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi @@ -0,0 +1,58 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +&ecspi4 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi4>; + cs-gpios = <&gpio3 20 GPIO_ACTIVE_LOW>; + status = "okay"; + + touchscreen@0 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_touch>; + compatible = "ti,tsc2046"; + reg = <0>; + spi-max-frequency = <1000000>; + interrupts-extended = <&gpio3 19 IRQ_TYPE_LEVEL_LOW>; + vcc-supply = <®_3v3>; + + pendown-gpio = <&gpio3 19 GPIO_ACTIVE_LOW>; + + ti,x-plate-ohms = /bits/ 16 <850>; + ti,y-plate-ohms = /bits/ 16 <295>; + ti,pressure-min = /bits/ 16 <2>; + ti,pressure-max = /bits/ 16 <1500>; + ti,vref-mv = /bits/ 16 <3300>; + ti,settle-delay-usec = /bits/ 16 <15>; + ti,vref-delay-usecs = /bits/ 16 <0>; + ti,penirq-recheck-delay-usecs = /bits/ 16 <100>; + ti,debounce-max = /bits/ 16 <100>; + ti,debounce-tol = /bits/ 16 <(~0)>; + ti,debounce-rep = /bits/ 16 <4>; + + touchscreen-swapped-x-y; + touchscreen-inverted-y; + + linux,wakeup; + }; +}; + +&iomuxc { + pinctrl_ecspi4: ecspi4grp { + fsl,pins = < + MX6QDL_PAD_EIM_D28__ECSPI4_MOSI 0x100b1 + MX6QDL_PAD_EIM_D22__ECSPI4_MISO 0x000b1 + MX6QDL_PAD_EIM_D21__ECSPI4_SCLK 0x000b1 + /* *no* external pull up */ + MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x40000058 + >; + }; + + pinctrl_touch: touchgrp { + fsl,pins = < + /* external pull up */ + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x10040 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi b/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi new file mode 100644 index 000000000000..facaead06dea --- /dev/null +++ b/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi @@ -0,0 +1,476 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +#include +#include + +/ { + chosen { + stdout-path = &uart2; + }; + + aliases { + can0 = &can1; + can1 = &can2; + nand = &gpmi; + usb0 = &usbh1; + usb1 = &usbotg; + rtc0 = &i2c_rtc; + rtc1 = &snvs; + mdio-gpio0 = &mdio; + }; + + iio-hwmon { + compatible = "iio-hwmon"; + io-channels = <&adc 0>, /* 24V */ + <&adc 1>; /* temperature */ + }; + + leds { + compatible = "gpio-leds"; + + led-0 { + label = "D1"; + gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>; + function = LED_FUNCTION_STATUS; + default-state = "on"; + linux,default-trigger = "heartbeat"; + }; + + led-1 { + label = "D2"; + gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>; + default-state = "off"; + }; + + led-2 { + label = "D3"; + gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>; + default-state = "on"; + }; + }; + + mdio: mdio { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_mdio>; + compatible = "microchip,mdio-smi0"; + #address-cells = <1>; + #size-cells = <0>; + gpios = <&gpio1 31 GPIO_ACTIVE_HIGH + &gpio1 22 GPIO_ACTIVE_HIGH>; + + switch@3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_switch>; + compatible = "microchip,ksz8873"; + interrupt-parent = <&gpio3>; + interrupt = <30 IRQ_TYPE_LEVEL_HIGH>; + reset-gpios = <&gpio1 5 GPIO_ACTIVE_LOW>; + reg = <0>; + + + ports { + #address-cells = <1>; + #size-cells = <0>; + + ports@0 { + reg = <0>; + phy-mode = "internal"; + label = "lan1"; + }; + + ports@1 { + reg = <1>; + phy-mode = "internal"; + label = "lan2"; + }; + + ports@2 { + reg = <2>; + label = "cpu"; + ethernet = <&fec>; + phy-mode = "rmii"; + + fixed-link { + speed = <100>; + full-duplex; + }; + }; + }; + }; + + }; + + clk50m_phy: phy-clock { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <50000000>; + }; + + reg_3v3: regulator-3v3 { + compatible = "regulator-fixed"; + vin-supply = <®_5v0>; + regulator-name = "3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; + + reg_5v0: regulator-5v0 { + compatible = "regulator-fixed"; + regulator-name = "5v0"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + }; + + reg_24v0: regulator-24v0 { + compatible = "regulator-fixed"; + regulator-name = "24v0"; + regulator-min-microvolt = <24000000>; + regulator-max-microvolt = <24000000>; + }; + + reg_can1_stby: regulator-can1-stby { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can1_stby>; + regulator-name = "can1-3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio3 31 GPIO_ACTIVE_LOW>; + }; + + reg_can2_stby: regulator-can2-stby { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can2_stby>; + regulator-name = "can2-3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio4 11 GPIO_ACTIVE_LOW>; + }; + + reg_vcc_mmc: regulator-vcc-mmc { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_vcc_mmc>; + compatible = "regulator-fixed"; + vin-supply = <®_3v3>; + regulator-name = "mmc_vcc_supply"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + regulator-boot-on; + gpio = <&gpio7 8 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us = <100>; + }; + + reg_vcc_mmc_io: regulator-vcc-mmc-io { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_vcc_mmc_io>; + compatible = "regulator-gpio"; + vin-supply = <®_5v0>; + regulator-name = "mmc_io_supply"; + regulator-type = "voltage"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + gpios = <&gpio7 13 GPIO_ACTIVE_HIGH>; + states = <1800000 0x1>, <3300000 0x0>; + startup-delay-us = <100>; + }; +}; + +&can1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can1>; + xceiver-supply = <®_can1_stby>; + status = "okay"; +}; + +&can2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can2>; + xceiver-supply = <®_can2_stby>; + status = "okay"; +}; + +&ecspi1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi1>; + cs-gpios = <&gpio3 24 GPIO_ACTIVE_LOW>; + status = "okay"; + + flash@0 { + compatible = "jedec,spi-nor"; + spi-max-frequency = <54000000>; + reg = <0>; + }; +}; + +&ecspi2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi2>; + cs-gpios = <&gpio2 26 GPIO_ACTIVE_LOW>; + status = "okay"; + + adc: adc@0 { + compatible = "microchip,mcp3002"; + reg = <0>; + spi-max-frequency = <1000000>; + #io-channel-cells = <1>; + }; +}; + +&fec { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_enet>; + clocks = <&clks IMX6QDL_CLK_ENET>, + <&clks IMX6QDL_CLK_ENET>, + <&clk50m_phy>; + clock-names = "ipg", "ahb", "ptp"; + phy-mode = "rmii"; + phy-supply = <®_3v3>; + status = "okay"; + + fixed-link { + speed = <100>; + full-duplex; + }; +}; + +&gpmi { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpmi_nand>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <0>; + status = "okay"; +}; + +&i2c3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c3>; + clock-frequency = <400000>; + status = "okay"; + + i2c_rtc: rtc@51 { + compatible = "nxp,pcf85063"; + reg = <0x51>; + quartz-load-femtofarads = <12500>; + }; +}; + +&pwm2 { + #pwm-cells = <2>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm2>; + status = "okay"; +}; + +&pwm3 { + /* used for LCD contrast control */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm3>; + status = "okay"; +}; + +&uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +&usbh1 { + vbus-supply = <®_5v0>; + disable-over-current; + status = "okay"; +}; + +/* no usbh2 */ +&usbphynop1 { + status = "disabled"; +}; + +/* no usbh3 */ +&usbphynop2 { + status = "disabled"; +}; + +&usbotg { + vbus-supply = <®_5v0>; + disable-over-current; + status = "okay"; +}; + +&usdhc3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc3>; + wp-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>; + cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>; + cap-power-off-card; + full-pwr-cycle; + bus-width = <4>; + max-frequency = <50000000>; + cap-sd-highspeed; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-ddr50; + mmc-ddr-1_8v; + vmmc-supply = <®_vcc_mmc>; + vqmmc-supply = <®_vcc_mmc_io>; + status = "okay"; +}; + +&iomuxc { + pinctrl_can1: can1grp { + fsl,pins = < + MX6QDL_PAD_GPIO_7__FLEXCAN1_TX 0x3008 + MX6QDL_PAD_GPIO_8__FLEXCAN1_RX 0x1b000 + >; + }; + + pinctrl_can1_stby: can1stbygrp { + fsl,pins = < + MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x13008 + >; + }; + + pinctrl_can2: can2grp { + fsl,pins = < + MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x3008 + MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x1b000 + >; + }; + + pinctrl_can2_stby: can2stbygrp { + fsl,pins = < + MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x13008 + >; + }; + + pinctrl_ecspi1: ecspi1grp { + fsl,pins = < + MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1 + MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0xb1 + MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0xb1 + /* *no* external pull up */ + MX6QDL_PAD_EIM_D24__GPIO3_IO24 0x58 + >; + }; + + pinctrl_ecspi2: ecspi2grp { + fsl,pins = < + MX6QDL_PAD_EIM_OE__ECSPI2_MISO 0x100b1 + MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0xb1 + MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0xb1 + /* external pull up */ + MX6QDL_PAD_EIM_RW__GPIO2_IO26 0x58 + >; + }; + + pinctrl_enet: enetgrp { + fsl,pins = < + /* RMII 50 MHz */ + MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN 0x100f5 + MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x100f5 + MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 0x100c0 + MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 0x100c0 + MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x100f5 + MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 0x100f5 + MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x1b0b0 + MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x58 + /* GPIO for "link active" */ + MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24 0x3038 + >; + }; + + pinctrl_gpmi_nand: gpminandgrp { + fsl,pins = < + MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1 + MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1 + MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000 + MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1 + MX6QDL_PAD_NANDF_CS1__NAND_CE1_B 0xb0b1 + MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1 + MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1 + MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1 + MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1 + MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1 + MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1 + MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1 + MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1 + MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1 + MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins = < + /* external 10 k pull up */ + MX6QDL_PAD_GPIO_3__I2C3_SCL 0x40010878 + /* external 10 k pull up */ + MX6QDL_PAD_GPIO_6__I2C3_SDA 0x40010878 + >; + }; + + pinctrl_mdio: mdiogrp { + fsl,pins = < + MX6QDL_PAD_ENET_MDIO__GPIO1_IO22 0x100b1 + MX6QDL_PAD_ENET_MDC__GPIO1_IO31 0xb1 + >; + }; + + pinctrl_pwm2: pwm2grp { + fsl,pins = < + MX6QDL_PAD_GPIO_1__PWM2_OUT 0x58 + >; + }; + + pinctrl_pwm3: pwm3grp { + fsl,pins = < + MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x58 + >; + }; + + pinctrl_switch: switchgrp { + fsl,pins = < + MX6QDL_PAD_EIM_D30__GPIO3_IO30 0xb0 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1 + MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059 + MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059 + MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059 + MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059 + MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059 + MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059 + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x1b040 + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b040 + >; + }; + + pinctrl_vcc_mmc: vccmmcgrp { + fsl,pins = < + MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x58 + >; + }; + + pinctrl_vcc_mmc_io: vccmmciogrp { + fsl,pins = < + MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x58 + >; + }; +}; -- 2.29.2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 68B15C48BD1 for ; Wed, 9 Jun 2021 12:48:07 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 3409D611C9 for ; Wed, 9 Jun 2021 12:48:07 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 3409D611C9 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=gYCjoZp4n/QhJcqMZDWgQCnhu9xoPiasxkib/8iixNA=; b=QdTXaoABhSB4+x WRH4f2uleZS9iHx9m2hYZ0Zg+ZzWz7XU6UBp8nODvcqyt0QNO+fWHkaOB1vSlsPygjbBBcB5hj2B6 N6KGvJ5PEuQV8xiniO2cYlYCnGRtbXUkl64tv4xn9fEpSr5QTFHGxqxSGZl0o8jKVSKyVveWii5Jg Mgm0F70b/3RdY/nHGjvW3hvDCUdlbUSACQ3UyfN2DtN4BWXtM+1O79oAJM5qcwAXyesuw8/fGqVa7 MdmHevszyLvl0u8lkhQ9MMg5bFurKwWQ5sHtdLY2QhC7+0PAwBvXClLWSRR9wLGH0wRW/jO2EsSYw EYZv/A9YrteIBAMp4odg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1lqxYc-00DlRb-62; Wed, 09 Jun 2021 12:43:43 +0000 Received: from metis.ext.pengutronix.de ([2001:67c:670:201:290:27ff:fe1d:cc33]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1lqx2y-00Da6w-O6 for linux-arm-kernel@lists.infradead.org; Wed, 09 Jun 2021 12:11:04 +0000 Received: from dude.hi.pengutronix.de ([2001:67c:670:100:1d::7]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1lqx2q-0007WQ-ET; Wed, 09 Jun 2021 14:10:52 +0200 Received: from ore by dude.hi.pengutronix.de with local (Exim 4.92) (envelope-from ) id 1lqx2o-0004tN-Vo; Wed, 09 Jun 2021 14:10:50 +0200 From: Oleksij Rempel List-Id: To: Arnd Bergmann , Daniel Vetter , David Airlie , Olof Johansson , Rob Herring , Sascha Hauer , Shawn Guo , soc@kernel.org, Thierry Reding Cc: Sam Ravnborg , =?UTF-8?q?S=C3=B8ren=20Andersen?= , Juergen Borleis , =?UTF-8?q?Ulrich=20=C3=96lmann?= , Michael Grzeschik , Marco Felsch , Lucas Stach , Oleksij Rempel , devicetree@vger.kernel.org, Fabio Estevam , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Pengutronix Kernel Team , dri-devel@lists.freedesktop.org Subject: [PATCH v1 4/4] ARM: dts: add SKOV imx6q and imx6dl based boards Date: Wed, 9 Jun 2021 14:10:50 +0200 Message-ID: <20210609121050.18715-5-o.rempel@pengutronix.de> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20210609121050.18715-1-o.rempel@pengutronix.de> References: <20210609121050.18715-1-o.rempel@pengutronix.de> MIME-Version: 1.0 X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::7 X-SA-Exim-Mail-From: ore@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-arm-kernel@lists.infradead.org X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210609_051101_188317_DE237AB6 X-CRM114-Status: GOOD ( 18.30 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Message-ID: <20210609121050.uFHXI2wpVN8uYCvMgOE6-ZViWDqXbOMy8s1Nn96aq2g@z> RnJvbTogU2FtIFJhdm5ib3JnIDxzYW1AcmF2bmJvcmcub3JnPgoKQWRkIFNLT1YgaW14NnEvZGwg TFQyLCBMVDYgYW5kIG1pMTAxMGFpdC0xY3AxIGJvYXJkcy4KClNpZ25lZC1vZmYtYnk6IFNhbSBS YXZuYm9yZyA8c2FtQHJhdm5ib3JnLm9yZz4KU2lnbmVkLW9mZi1ieTogU8O4cmVuIEFuZGVyc2Vu IDxzYW5Ac2tvdi5kaz4KU2lnbmVkLW9mZi1ieTogSnVlcmdlbiBCb3JsZWlzIDxqYmVAcGVuZ3V0 cm9uaXguZGU+ClNpZ25lZC1vZmYtYnk6IFVscmljaCDDlmxtYW5uIDx1Lm9lbG1hbm5AcGVuZ3V0 cm9uaXguZGU+ClNpZ25lZC1vZmYtYnk6IE1pY2hhZWwgR3J6ZXNjaGlrIDxtLmdyemVzY2hpa0Bw ZW5ndXRyb25peC5kZT4KU2lnbmVkLW9mZi1ieTogTWFyY28gRmVsc2NoIDxtLmZlbHNjaEBwZW5n dXRyb25peC5kZT4KU2lnbmVkLW9mZi1ieTogTHVjYXMgU3RhY2ggPGwuc3RhY2hAcGVuZ3V0cm9u aXguZGU+ClNpZ25lZC1vZmYtYnk6IE9sZWtzaWogUmVtcGVsIDxvLnJlbXBlbEBwZW5ndXRyb25p eC5kZT4KLS0tCiBhcmNoL2FybS9ib290L2R0cy9NYWtlZmlsZSAgICAgICAgICAgICAgICAgICAg fCAgIDUgKwogYXJjaC9hcm0vYm9vdC9kdHMvaW14NmRsLXNrb3YtcmV2Yy1sdDIuZHRzICAgIHwg IDEzICsKIGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC1za292LXJldmMtbHQ2LmR0cyAgICB8IDEw OCArKysrCiBhcmNoL2FybS9ib290L2R0cy9pbXg2cS1za292LXJldmMtbHQyLmR0cyAgICAgfCAg MzYgKysKIGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZxLXNrb3YtcmV2Yy1sdDYuZHRzICAgICB8IDEy OCArKysrKwogLi4uL2R0cy9pbXg2cS1za292LXJldmUtbWkxMDEwYWl0LTFjcDEuZHRzICAgIHwg MTI3ICsrKysrCiBhcmNoL2FybS9ib290L2R0cy9pbXg2cWRsLXNrb3YtY3B1LXJldmMuZHRzaSAg fCAgNTggKysrCiBhcmNoL2FybS9ib290L2R0cy9pbXg2cWRsLXNrb3YtY3B1LmR0c2kgICAgICAg fCA0NzYgKysrKysrKysrKysrKysrKysrCiA4IGZpbGVzIGNoYW5nZWQsIDk1MSBpbnNlcnRpb25z KCspCiBjcmVhdGUgbW9kZSAxMDA2NDQgYXJjaC9hcm0vYm9vdC9kdHMvaW14NmRsLXNrb3YtcmV2 Yy1sdDIuZHRzCiBjcmVhdGUgbW9kZSAxMDA2NDQgYXJjaC9hcm0vYm9vdC9kdHMvaW14NmRsLXNr b3YtcmV2Yy1sdDYuZHRzCiBjcmVhdGUgbW9kZSAxMDA2NDQgYXJjaC9hcm0vYm9vdC9kdHMvaW14 NnEtc2tvdi1yZXZjLWx0Mi5kdHMKIGNyZWF0ZSBtb2RlIDEwMDY0NCBhcmNoL2FybS9ib290L2R0 cy9pbXg2cS1za292LXJldmMtbHQ2LmR0cwogY3JlYXRlIG1vZGUgMTAwNjQ0IGFyY2gvYXJtL2Jv b3QvZHRzL2lteDZxLXNrb3YtcmV2ZS1taTEwMTBhaXQtMWNwMS5kdHMKIGNyZWF0ZSBtb2RlIDEw MDY0NCBhcmNoL2FybS9ib290L2R0cy9pbXg2cWRsLXNrb3YtY3B1LXJldmMuZHRzaQogY3JlYXRl IG1vZGUgMTAwNjQ0IGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZxZGwtc2tvdi1jcHUuZHRzaQoKZGlm ZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL01ha2VmaWxlIGIvYXJjaC9hcm0vYm9vdC9kdHMv TWFrZWZpbGUKaW5kZXggZjhmMDljNTA2NmU3Li42MGEzZWY2NjU2OTcgMTAwNjQ0Ci0tLSBhL2Fy Y2gvYXJtL2Jvb3QvZHRzL01ha2VmaWxlCisrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL01ha2VmaWxl CkBAIC00NzMsNiArNDczLDggQEAgZHRiLSQoQ09ORklHX1NPQ19JTVg2USkgKz0gXAogCWlteDZk bC1zYWJyZWxpdGUuZHRiIFwKIAlpbXg2ZGwtc2FicmVzZC5kdGIgXAogCWlteDZkbC1zYXZhZ2Vi b2FyZC5kdGIgXAorCWlteDZkbC1za292LXJldmMtbHQyLmR0YiBcCisJaW14NmRsLXNrb3YtcmV2 Yy1sdDYuZHRiIFwKIAlpbXg2ZGwtdHM0OTAwLmR0YiBcCiAJaW14NmRsLXRzNzk3MC5kdGIgXAog CWlteDZkbC10eDZkbC1jb210ZnQuZHRiIFwKQEAgLTU2Nyw2ICs1NjksOSBAQCBkdGItJChDT05G SUdfU09DX0lNWDZRKSArPSBcCiAJaW14NnEtc2FicmVzZC5kdGIgXAogCWlteDZxLXNhdmFnZWJv YXJkLmR0YiBcCiAJaW14NnEtc2JjNnguZHRiIFwKKwlpbXg2cS1za292LXJldmMtbHQyLmR0YiBc CisJaW14NnEtc2tvdi1yZXZjLWx0Ni5kdGIgXAorCWlteDZxLXNrb3YtcmV2ZS1taTEwMTBhaXQt MWNwMS5kdGIgXAogCWlteDZxLXRiczI5MTAuZHRiIFwKIAlpbXg2cS10czQ5MDAuZHRiIFwKIAlp bXg2cS10czc5NzAuZHRiIFwKZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC1z a292LXJldmMtbHQyLmR0cyBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC1za292LXJldmMtbHQy LmR0cwpuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAwMDAuLjY2N2I4ZmFhMTgw NwotLS0gL2Rldi9udWxsCisrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC1za292LXJldmMt bHQyLmR0cwpAQCAtMCwwICsxLDEzIEBACisvLyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogKEdQ TC0yLjAgT1IgTUlUKQorLy8KKy8vIENvcHlyaWdodCAoQykgMjAyMCBQZW5ndXRyb25peCwgVWxy aWNoIE9lbG1hbm4gPGtlcm5lbEBwZW5ndXRyb25peC5kZT4KKworL2R0cy12MS87CisjaW5jbHVk ZSAiaW14NmRsLmR0c2kiCisjaW5jbHVkZSAiaW14NnFkbC1za292LWNwdS5kdHNpIgorI2luY2x1 ZGUgImlteDZxZGwtc2tvdi1jcHUtcmV2Yy5kdHNpIgorCisvIHsKKwltb2RlbCA9ICJTS09WIElN WDYgQ1BVIFNvbG9Db3JlIjsKKwljb21wYXRpYmxlID0gInNrb3YsaW14NmRsLXNrb3YtcmV2Yy1s dDIiLCAiZnNsLGlteDZkbCI7Cit9OwpkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vYm9vdC9kdHMvaW14 NmRsLXNrb3YtcmV2Yy1sdDYuZHRzIGIvYXJjaC9hcm0vYm9vdC9kdHMvaW14NmRsLXNrb3YtcmV2 Yy1sdDYuZHRzCm5ldyBmaWxlIG1vZGUgMTAwNjQ0CmluZGV4IDAwMDAwMDAwMDAwMC4uMjUwNzFj N2M0ZTI5Ci0tLSAvZGV2L251bGwKKysrIGIvYXJjaC9hcm0vYm9vdC9kdHMvaW14NmRsLXNrb3Yt cmV2Yy1sdDYuZHRzCkBAIC0wLDAgKzEsMTA4IEBACisvLyBTUERYLUxpY2Vuc2UtSWRlbnRpZmll cjogKEdQTC0yLjAgT1IgTUlUKQorLy8KKy8vIENvcHlyaWdodCAoQykgMjAyMCBQZW5ndXRyb25p eCwgVWxyaWNoIE9lbG1hbm4gPGtlcm5lbEBwZW5ndXRyb25peC5kZT4KKworL2R0cy12MS87Cisj aW5jbHVkZSAiaW14NmRsLmR0c2kiCisjaW5jbHVkZSAiaW14NnFkbC1za292LWNwdS5kdHNpIgor I2luY2x1ZGUgImlteDZxZGwtc2tvdi1jcHUtcmV2Yy5kdHNpIgorCisvIHsKKwltb2RlbCA9ICJT S09WIElNWDYgQ1BVIFNvbG9Db3JlIjsKKwljb21wYXRpYmxlID0gInNrb3YsaW14NmRsLXNrb3Yt cmV2Yy1sdDYiLCAiZnNsLGlteDZkbCI7CisKKwliYWNrbGlnaHQ6IGJhY2tsaWdodCB7CisJCWNv bXBhdGlibGUgPSAicHdtLWJhY2tsaWdodCI7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7 CisJCXBpbmN0cmwtMCA9IDwmcGluY3RybF9iYWNrbGlnaHQ+OworCQllbmFibGUtZ3Bpb3MgPSA8 JmdwaW82IDIzIEdQSU9fQUNUSVZFX0xPVz47CisJCXB3bXMgPSA8JnB3bTIgMCAyMDAwMCAwPjsK KwkJYnJpZ2h0bmVzcy1sZXZlbHMgPSA8MCAyNTU+OworCQludW0taW50ZXJwb2xhdGVkLXN0ZXBz ID0gPDE3PjsKKwkJZGVmYXVsdC1icmlnaHRuZXNzLWxldmVsID0gPDg+OworCQlwb3dlci1zdXBw bHkgPSA8JnJlZ18yNHYwPjsKKwl9OworCisJZGlzcGxheSB7CisJCSNhZGRyZXNzLWNlbGxzID0g PDE+OworCQkjc2l6ZS1jZWxscyA9IDwwPjsKKworCQljb21wYXRpYmxlID0gImZzbCxpbXgtcGFy YWxsZWwtZGlzcGxheSI7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJCXBpbmN0cmwt MCA9IDwmcGluY3RybF9pcHUxPjsKKworCQlwb3J0QDAgeworCQkJcmVnID0gPDA+OworCisJCQlk aXNwbGF5MF9pbjogZW5kcG9pbnQgeworCQkJCXJlbW90ZS1lbmRwb2ludCA9IDwmaXB1MV9kaTBf ZGlzcDA+OworCQkJfTsKKwkJfTsKKworCQlwb3J0QDEgeworCQkJcmVnID0gPDE+OworCisJCQlk aXNwbGF5MF9vdXQ6IGVuZHBvaW50IHsKKwkJCQlyZW1vdGUtZW5kcG9pbnQgPSA8JnBhbmVsX2lu PjsKKwkJCX07CisJCX07CisJfTsKKworCisJcGFuZWwgeworCQljb21wYXRpYmxlID0gImxvZ2lj dGVjaG5vLGx0dGQ4MDA0ODAwNzAtbDZ3aC1ydCI7CisJCWJhY2tsaWdodCA9IDwmYmFja2xpZ2h0 PjsKKwkJcG93ZXItc3VwcGx5ID0gPCZyZWdfM3YzPjsKKworCQlwb3J0IHsKKwkJCXBhbmVsX2lu OiBlbmRwb2ludCB7CisJCQkJcmVtb3RlLWVuZHBvaW50ID0gPCZkaXNwbGF5MF9vdXQ+OworCQkJ fTsKKwkJfTsKKwl9OworfTsKKworJmlwdTFfZGkwX2Rpc3AwIHsKKwlyZW1vdGUtZW5kcG9pbnQg PSA8JmRpc3BsYXkwX2luPjsKK307CisKKyZpb211eGMgeworCXBpbmN0cmxfYmFja2xpZ2h0OiBi YWNrbGlnaHRncnAgeworCQlmc2wscGlucyA9IDwKKwkJCU1YNlFETF9QQURfUkdNSUlfVEQzX19H UElPNl9JTzIzCQkweDU4CisJCT47CisJfTsKKworCXBpbmN0cmxfaXB1MTogaXB1MWdycCB7CisJ CWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BBRF9ESTBfRElTUF9DTEtfX0lQVTFfREkwX0RJU1Bf Q0xLCTB4MTAKKwkJCU1YNlFETF9QQURfREkwX1BJTjE1X19JUFUxX0RJMF9QSU4xNQkJMHgxMAor CQkJTVg2UURMX1BBRF9ESTBfUElOMl9fSVBVMV9ESTBfUElOMDIJCTB4MTAKKwkJCU1YNlFETF9Q QURfREkwX1BJTjNfX0lQVTFfREkwX1BJTjAzCQkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RB VDBfX0lQVTFfRElTUDBfREFUQTAwCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMV9fSVBV MV9ESVNQMF9EQVRBMDEJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQyX19JUFUxX0RJU1Aw X0RBVEEwMgkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDNfX0lQVTFfRElTUDBfREFUQTAz CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUNF9fSVBVMV9ESVNQMF9EQVRBMDQJMHgxMAor CQkJTVg2UURMX1BBRF9ESVNQMF9EQVQ1X19JUFUxX0RJU1AwX0RBVEEwNQkweDEwCisJCQlNWDZR RExfUEFEX0RJU1AwX0RBVDZfX0lQVTFfRElTUDBfREFUQTA2CTB4MTAKKwkJCU1YNlFETF9QQURf RElTUDBfREFUN19fSVBVMV9ESVNQMF9EQVRBMDcJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9E QVQ4X19JUFUxX0RJU1AwX0RBVEEwOAkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDlfX0lQ VTFfRElTUDBfREFUQTA5CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTBfX0lQVTFfRElT UDBfREFUQTEwCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTFfX0lQVTFfRElTUDBfREFU QTExCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTJfX0lQVTFfRElTUDBfREFUQTEyCTB4 MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTNfX0lQVTFfRElTUDBfREFUQTEzCTB4MTAKKwkJ CU1YNlFETF9QQURfRElTUDBfREFUMTRfX0lQVTFfRElTUDBfREFUQTE0CTB4MTAKKwkJCU1YNlFE TF9QQURfRElTUDBfREFUMTVfX0lQVTFfRElTUDBfREFUQTE1CTB4MTAKKwkJCU1YNlFETF9QQURf RElTUDBfREFUMTZfX0lQVTFfRElTUDBfREFUQTE2CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBf REFUMTdfX0lQVTFfRElTUDBfREFUQTE3CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMThf X0lQVTFfRElTUDBfREFUQTE4CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTlfX0lQVTFf RElTUDBfREFUQTE5CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMjBfX0lQVTFfRElTUDBf REFUQTIwCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMjFfX0lQVTFfRElTUDBfREFUQTIx CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMjJfX0lQVTFfRElTUDBfREFUQTIyCTB4MTAK KwkJCU1YNlFETF9QQURfRElTUDBfREFUMjNfX0lQVTFfRElTUDBfREFUQTIzCTB4MTAKKwkJPjsK Kwl9OworfTsKZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZxLXNrb3YtcmV2Yy1s dDIuZHRzIGIvYXJjaC9hcm0vYm9vdC9kdHMvaW14NnEtc2tvdi1yZXZjLWx0Mi5kdHMKbmV3IGZp bGUgbW9kZSAxMDA2NDQKaW5kZXggMDAwMDAwMDAwMDAwLi4yNTMzMmU1N2JhN2IKLS0tIC9kZXYv bnVsbAorKysgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2cS1za292LXJldmMtbHQyLmR0cwpAQCAt MCwwICsxLDM2IEBACisvLyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogKEdQTC0yLjAgT1IgTUlU KQorLy8KKy8vIENvcHlyaWdodCAoQykgMjAyMCBQZW5ndXRyb25peCwgVWxyaWNoIE9lbG1hbm4g PGtlcm5lbEBwZW5ndXRyb25peC5kZT4KKworL2R0cy12MS87CisjaW5jbHVkZSAiaW14NnEuZHRz aSIKKyNpbmNsdWRlICJpbXg2cWRsLXNrb3YtY3B1LmR0c2kiCisjaW5jbHVkZSAiaW14NnFkbC1z a292LWNwdS1yZXZjLmR0c2kiCisKKy8geworCW1vZGVsID0gIlNLT1YgSU1YNiBDUFUgUXVhZENv cmUiOworCWNvbXBhdGlibGUgPSAic2tvdixpbXg2cS1za292LXJldmMtbHQyIiwgImZzbCxpbXg2 cSI7Cit9OworCismaGRtaSB7CisJZGRjLWkyYy1idXMgPSA8JmkyYzI+OworCXN0YXR1cyA9ICJv a2F5IjsKK307CisKKyZpMmMyIHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0 cmwtMCA9IDwmcGluY3RybF9pMmMyPjsKKwljbG9jay1mcmVxdWVuY3kgPSA8MTAwMDAwPjsKKwlz dGF0dXMgPSAib2theSI7Cit9OworCismaW9tdXhjIHsKKwlwaW5jdHJsX2kyYzI6IGkyYzJncnAg eworCQlmc2wscGlucyA9IDwKKwkJCS8qIGludGVybmFsIDIyIGsgcHVsbCB1cCByZXF1aXJlZCAq LworCQkJTVg2UURMX1BBRF9LRVlfQ09MM19fSTJDMl9TQ0wJCTB4NDAwMUY4NzgKKwkJCS8qIGlu dGVybmFsIDIyIGsgcHVsbCB1cCByZXF1aXJlZCAqLworCQkJTVg2UURMX1BBRF9LRVlfUk9XM19f STJDMl9TREEJCTB4NDAwMUY4NzgKKwkJPjsKKwl9OworfTsKZGlmZiAtLWdpdCBhL2FyY2gvYXJt L2Jvb3QvZHRzL2lteDZxLXNrb3YtcmV2Yy1sdDYuZHRzIGIvYXJjaC9hcm0vYm9vdC9kdHMvaW14 NnEtc2tvdi1yZXZjLWx0Ni5kdHMKbmV3IGZpbGUgbW9kZSAxMDA2NDQKaW5kZXggMDAwMDAwMDAw MDAwLi4zZTNiMzZhZDM2MmEKLS0tIC9kZXYvbnVsbAorKysgYi9hcmNoL2FybS9ib290L2R0cy9p bXg2cS1za292LXJldmMtbHQ2LmR0cwpAQCAtMCwwICsxLDEyOCBAQAorLy8gU1BEWC1MaWNlbnNl LUlkZW50aWZpZXI6IChHUEwtMi4wIE9SIE1JVCkKKy8vCisvLyBDb3B5cmlnaHQgKEMpIDIwMjAg UGVuZ3V0cm9uaXgsIFVscmljaCBPZWxtYW5uIDxrZXJuZWxAcGVuZ3V0cm9uaXguZGU+CisKKy9k dHMtdjEvOworI2luY2x1ZGUgImlteDZxLmR0c2kiCisjaW5jbHVkZSAiaW14NnFkbC1za292LWNw dS5kdHNpIgorI2luY2x1ZGUgImlteDZxZGwtc2tvdi1jcHUtcmV2Yy5kdHNpIgorCisvIHsKKwlt b2RlbCA9ICJTS09WIElNWDYgQ1BVIFF1YWRDb3JlIjsKKwljb21wYXRpYmxlID0gInNrb3YsaW14 NnEtc2tvdi1yZXZjLWx0NiIsICJmc2wsaW14NnEiOworCisJYmFja2xpZ2h0OiBiYWNrbGlnaHQg eworCQljb21wYXRpYmxlID0gInB3bS1iYWNrbGlnaHQiOworCQlwaW5jdHJsLW5hbWVzID0gImRl ZmF1bHQiOworCQlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfYmFja2xpZ2h0PjsKKwkJZW5hYmxlLWdw aW9zID0gPCZncGlvNiAyMyBHUElPX0FDVElWRV9MT1c+OworCQlwd21zID0gPCZwd20yIDAgMjAw MDAgMD47CisJCWJyaWdodG5lc3MtbGV2ZWxzID0gPDAgMjU1PjsKKwkJbnVtLWludGVycG9sYXRl ZC1zdGVwcyA9IDwxNz47CisJCWRlZmF1bHQtYnJpZ2h0bmVzcy1sZXZlbCA9IDw4PjsKKwkJcG93 ZXItc3VwcGx5ID0gPCZyZWdfMjR2MD47CisJfTsKKworCWRpc3BsYXkgeworCQkjYWRkcmVzcy1j ZWxscyA9IDwxPjsKKwkJI3NpemUtY2VsbHMgPSA8MD47CisKKwkJY29tcGF0aWJsZSA9ICJmc2ws aW14LXBhcmFsbGVsLWRpc3BsYXkiOworCQlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCQlw aW5jdHJsLTAgPSA8JnBpbmN0cmxfaXB1MT47CisKKwkJcG9ydEAwIHsKKwkJCXJlZyA9IDwwPjsK KworCQkJZGlzcGxheTBfaW46IGVuZHBvaW50IHsKKwkJCQlyZW1vdGUtZW5kcG9pbnQgPSA8Jmlw dTFfZGkwX2Rpc3AwPjsKKwkJCX07CisJCX07CisKKwkJcG9ydEAxIHsKKwkJCXJlZyA9IDwxPjsK KworCQkJZGlzcGxheTBfb3V0OiBlbmRwb2ludCB7CisJCQkJcmVtb3RlLWVuZHBvaW50ID0gPCZw YW5lbF9pbj47CisJCQl9OworCQl9OworCX07CisKKwlwYW5lbCB7CisJCWNvbXBhdGlibGUgPSAi bG9naWN0ZWNobm8sbHR0ZDgwMDQ4MDA3MC1sNndoLXJ0IjsKKwkJYmFja2xpZ2h0ID0gPCZiYWNr bGlnaHQ+OworCQlwb3dlci1zdXBwbHkgPSA8JnJlZ18zdjM+OworCisJCXBvcnQgeworCQkJcGFu ZWxfaW46IGVuZHBvaW50IHsKKwkJCQlyZW1vdGUtZW5kcG9pbnQgPSA8JmRpc3BsYXkwX291dD47 CisJCQl9OworCQl9OworCX07Cit9OworCismaGRtaSB7CisJZGRjLWkyYy1idXMgPSA8JmkyYzI+ OworCXN0YXR1cyA9ICJva2F5IjsKK307CisKKyZpMmMyIHsKKwlwaW5jdHJsLW5hbWVzID0gImRl ZmF1bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3RybF9pMmMyPjsKKwljbG9jay1mcmVxdWVuY3kg PSA8MTAwMDAwPjsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismaXB1MV9kaTBfZGlzcDAgewor CXJlbW90ZS1lbmRwb2ludCA9IDwmZGlzcGxheTBfaW4+OworfTsKKworJmlvbXV4YyB7CisJcGlu Y3RybF9iYWNrbGlnaHQ6IGJhY2tsaWdodGdycCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURM X1BBRF9SR01JSV9URDNfX0dQSU82X0lPMjMJCTB4NTgKKwkJPjsKKwl9OworCisJcGluY3RybF9p MmMyOiBpMmMyZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQkvKiBpbnRlcm5hbCAyMiBrIHB1bGwg dXAgcmVxdWlyZWQgKi8KKwkJCU1YNlFETF9QQURfS0VZX0NPTDNfX0kyQzJfU0NMCQkweDQwMDFG ODc4CisJCQkvKiBpbnRlcm5hbCAyMiBrIHB1bGwgdXAgcmVxdWlyZWQgKi8KKwkJCU1YNlFETF9Q QURfS0VZX1JPVzNfX0kyQzJfU0RBCQkweDQwMDFGODc4CisJCT47CisJfTsKKworCXBpbmN0cmxf aXB1MTogaXB1MWdycCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BBRF9ESTBfRElTUF9D TEtfX0lQVTFfREkwX0RJU1BfQ0xLCTB4MTAKKwkJCU1YNlFETF9QQURfREkwX1BJTjE1X19JUFUx X0RJMF9QSU4xNQkJMHgxMAorCQkJTVg2UURMX1BBRF9ESTBfUElOMl9fSVBVMV9ESTBfUElOMDIJ CTB4MTAKKwkJCU1YNlFETF9QQURfREkwX1BJTjNfX0lQVTFfREkwX1BJTjAzCQkweDEwCisJCQlN WDZRRExfUEFEX0RJU1AwX0RBVDBfX0lQVTFfRElTUDBfREFUQTAwCTB4MTAKKwkJCU1YNlFETF9Q QURfRElTUDBfREFUMV9fSVBVMV9ESVNQMF9EQVRBMDEJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQ MF9EQVQyX19JUFUxX0RJU1AwX0RBVEEwMgkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDNf X0lQVTFfRElTUDBfREFUQTAzCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUNF9fSVBVMV9E SVNQMF9EQVRBMDQJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQ1X19JUFUxX0RJU1AwX0RB VEEwNQkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDZfX0lQVTFfRElTUDBfREFUQTA2CTB4 MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUN19fSVBVMV9ESVNQMF9EQVRBMDcJMHgxMAorCQkJ TVg2UURMX1BBRF9ESVNQMF9EQVQ4X19JUFUxX0RJU1AwX0RBVEEwOAkweDEwCisJCQlNWDZRRExf UEFEX0RJU1AwX0RBVDlfX0lQVTFfRElTUDBfREFUQTA5CTB4MTAKKwkJCU1YNlFETF9QQURfRElT UDBfREFUMTBfX0lQVTFfRElTUDBfREFUQTEwCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFU MTFfX0lQVTFfRElTUDBfREFUQTExCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTJfX0lQ VTFfRElTUDBfREFUQTEyCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTNfX0lQVTFfRElT UDBfREFUQTEzCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTRfX0lQVTFfRElTUDBfREFU QTE0CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTVfX0lQVTFfRElTUDBfREFUQTE1CTB4 MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTZfX0lQVTFfRElTUDBfREFUQTE2CTB4MTAKKwkJ CU1YNlFETF9QQURfRElTUDBfREFUMTdfX0lQVTFfRElTUDBfREFUQTE3CTB4MTAKKwkJCU1YNlFE TF9QQURfRElTUDBfREFUMThfX0lQVTFfRElTUDBfREFUQTE4CTB4MTAKKwkJCU1YNlFETF9QQURf RElTUDBfREFUMTlfX0lQVTFfRElTUDBfREFUQTE5CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBf REFUMjBfX0lQVTFfRElTUDBfREFUQTIwCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMjFf X0lQVTFfRElTUDBfREFUQTIxCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMjJfX0lQVTFf RElTUDBfREFUQTIyCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMjNfX0lQVTFfRElTUDBf REFUQTIzCTB4MTAKKwkJPjsKKwl9OworfTsKZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRz L2lteDZxLXNrb3YtcmV2ZS1taTEwMTBhaXQtMWNwMS5kdHMgYi9hcmNoL2FybS9ib290L2R0cy9p bXg2cS1za292LXJldmUtbWkxMDEwYWl0LTFjcDEuZHRzCm5ldyBmaWxlIG1vZGUgMTAwNjQ0Cmlu ZGV4IDAwMDAwMDAwMDAwMC4uN2YxZjE5Yjc0YmZhCi0tLSAvZGV2L251bGwKKysrIGIvYXJjaC9h cm0vYm9vdC9kdHMvaW14NnEtc2tvdi1yZXZlLW1pMTAxMGFpdC0xY3AxLmR0cwpAQCAtMCwwICsx LDEyNyBAQAorLy8gU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IChHUEwtMi4wIE9SIE1JVCkKKy8v CisvLyBDb3B5cmlnaHQgKEMpIDIwMjAgUGVuZ3V0cm9uaXgsIFVscmljaCBPZWxtYW5uIDxrZXJu ZWxAcGVuZ3V0cm9uaXguZGU+CisKKy9kdHMtdjEvOworI2luY2x1ZGUgImlteDZxLmR0c2kiCisj aW5jbHVkZSAiaW14NnFkbC1za292LWNwdS5kdHNpIgorCisvIHsKKwltb2RlbCA9ICJTS09WIElN WDYgQ1BVIFF1YWRDb3JlIjsKKwljb21wYXRpYmxlID0gInNrb3YsaW14NnEtc2tvdi1yZXZlLW1p MTAxMGFpdC0xY3AxIiwgImZzbCxpbXg2cSI7CisKKwliYWNrbGlnaHQ6IGJhY2tsaWdodCB7CisJ CWNvbXBhdGlibGUgPSAicHdtLWJhY2tsaWdodCI7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVs dCI7CisJCXBpbmN0cmwtMCA9IDwmcGluY3RybF9iYWNrbGlnaHQ+OworCQllbmFibGUtZ3Bpb3Mg PSA8JmdwaW82IDIzIEdQSU9fQUNUSVZFX0xPVz47CisJCXB3bXMgPSA8JnB3bTIgMCAyMDAwMCAw PjsKKwkJYnJpZ2h0bmVzcy1sZXZlbHMgPSA8MCAyNTU+OworCQludW0taW50ZXJwb2xhdGVkLXN0 ZXBzID0gPDE3PjsKKwkJZGVmYXVsdC1icmlnaHRuZXNzLWxldmVsID0gPDg+OworCQlwb3dlci1z dXBwbHkgPSA8JnJlZ18yNHYwPjsKKwl9OworCisJcGFuZWwgeworCQljb21wYXRpYmxlID0gIm11 bHRpLWlubm8sbWkxMDEwYWl0LTFjcCI7CisJCWJhY2tsaWdodCA9IDwmYmFja2xpZ2h0PjsKKwkJ cG93ZXItc3VwcGx5ID0gPCZyZWdfM3YzPjsKKworCQlwb3J0IHsKKwkJCXBhbmVsX2luOiBlbmRw b2ludCB7CisJCQkJcmVtb3RlLWVuZHBvaW50ID0gPCZsdmRzMF9vdXQ+OworCQkJfTsKKwkJfTsK Kwl9OworfTsKKworJmNsa3MgeworCWFzc2lnbmVkLWNsb2NrcyA9IDwmY2xrcyBJTVg2UURMX0NM S19MREJfREkwX1NFTD4sCisJCQkgIDwmY2xrcyBJTVg2UURMX0NMS19MREJfREkxX1NFTD47CisJ YXNzaWduZWQtY2xvY2stcGFyZW50cyA9IDwmY2xrcyBJTVg2UURMX0NMS19QTEw1X1ZJREVPX0RJ Vj4sCisJCQkJIDwmY2xrcyBJTVg2UURMX0NMS19QTEw1X1ZJREVPX0RJVj47Cit9OworCismaGRt aSB7CisJZGRjLWkyYy1idXMgPSA8JmkyYzI+OworCXN0YXR1cyA9ICJva2F5IjsKK307CisKKyZp MmMxIHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3Ry bF9pMmMxPjsKKwljbG9jay1mcmVxdWVuY3kgPSA8MTAwMDAwPjsKKwlzdGF0dXMgPSAib2theSI7 CisKKwl0b3VjaHNjcmVlbkAzOCB7CisJCWNvbXBhdGlibGUgPSAiZWR0LGVkdC1mdDU0MDYiOwor CQlyZWcgPSA8MHgzOD47CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJCXBpbmN0cmwt MCA9IDwmcGluY3RybF90b3VjaHNjcmVlbj47CisJCWludGVycnVwdC1wYXJlbnQgPSA8JmdwaW8z PjsKKwkJaW50ZXJydXB0cyA9IDwxOSBJUlFfVFlQRV9FREdFX0ZBTExJTkc+OworCQlyZXNldC1n cGlvcyA9IDwmZ3BpbzMgMjMgR1BJT19BQ1RJVkVfTE9XPjsKKwkJdG91Y2hzY3JlZW4tc2l6ZS14 ID0gPDEyODA+OworCQl0b3VjaHNjcmVlbi1zaXplLXkgPSA8ODAwPjsKKwkJd2FrZXVwLXNvdXJj ZTsKKwl9OworfTsKKworJmkyYzIgeworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGlu Y3RybC0wID0gPCZwaW5jdHJsX2kyYzI+OworCWNsb2NrLWZyZXF1ZW5jeSA9IDwxMDAwMDA+Owor CXN0YXR1cyA9ICJva2F5IjsKK307CisKKyZsZGIgeworCXN0YXR1cyA9ICJva2F5IjsKKworCWx2 ZHMtY2hhbm5lbEAwIHsKKwkJc3RhdHVzID0gIm9rYXkiOworCisJCXBvcnRANCB7CisJCQlyZWcg PSA8ND47CisKKwkJCWx2ZHMwX291dDogZW5kcG9pbnQgeworCQkJCXJlbW90ZS1lbmRwb2ludCA9 IDwmcGFuZWxfaW4+OworCQkJfTsKKwkJfTsKKwl9OworfTsKKworJmlvbXV4YyB7CisJcGluY3Ry bF9iYWNrbGlnaHQ6IGJhY2tsaWdodGdycCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BB RF9SR01JSV9URDNfX0dQSU82X0lPMjMJCTB4NTgKKwkJPjsKKwl9OworCisJcGluY3RybF9pMmMx OiBpMmMxZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQkvKiBleHRlcm5hbCAxIGsgcHVsbCB1cCAq LworCQkJTVg2UURMX1BBRF9FSU1fRDIxX19JMkMxX1NDTAkJMHg0MDAxMDg3OAorCQkJLyogZXh0 ZXJuYWwgMSBrIHB1bGwgdXAgKi8KKwkJCU1YNlFETF9QQURfRUlNX0QyOF9fSTJDMV9TREEJCTB4 NDAwMTA4NzgKKwkJPjsKKwl9OworCisJcGluY3RybF9pMmMyOiBpMmMyZ3JwIHsKKwkJZnNsLHBp bnMgPSA8CisJCQkvKiBpbnRlcm5hbCAyMiBrIHB1bGwgdXAgcmVxdWlyZWQgKi8KKwkJCU1YNlFE TF9QQURfS0VZX0NPTDNfX0kyQzJfU0NMCQkweDQwMDFGODc4CisJCQkvKiBpbnRlcm5hbCAyMiBr IHB1bGwgdXAgcmVxdWlyZWQgKi8KKwkJCU1YNlFETF9QQURfS0VZX1JPVzNfX0kyQzJfU0RBCQkw eDQwMDFGODc4CisJCT47CisJfTsKKworCXBpbmN0cmxfdG91Y2hzY3JlZW46IHRvdWNoc2NyZWVu Z3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQkvKiBleHRlcm5hbCAxMCBrIHB1bGwgdXAgKi8KKwkJ CS8qIENUUF9JTlQgKi8KKwkJCU1YNlFETF9QQURfRUlNX0QxOV9fR1BJTzNfSU8xOQkJMHgxYjBi MAorCQkJLyogQ1RQX1JTVCAqLworCQkJTVg2UURMX1BBRF9FSU1fRDIzX19HUElPM19JTzIzCQkw eDFiMGIwCisJCT47CisJfTsKK307CmRpZmYgLS1naXQgYS9hcmNoL2FybS9ib290L2R0cy9pbXg2 cWRsLXNrb3YtY3B1LXJldmMuZHRzaSBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZxZGwtc2tvdi1j cHUtcmV2Yy5kdHNpCm5ldyBmaWxlIG1vZGUgMTAwNjQ0CmluZGV4IDAwMDAwMDAwMDAwMC4uNmZi NDlmMDhjN2FkCi0tLSAvZGV2L251bGwKKysrIGIvYXJjaC9hcm0vYm9vdC9kdHMvaW14NnFkbC1z a292LWNwdS1yZXZjLmR0c2kKQEAgLTAsMCArMSw1OCBAQAorLy8gU1BEWC1MaWNlbnNlLUlkZW50 aWZpZXI6IChHUEwtMi4wIE9SIE1JVCkKKy8vCisvLyBDb3B5cmlnaHQgKEMpIDIwMjAgUGVuZ3V0 cm9uaXgsIFVscmljaCBPZWxtYW5uIDxrZXJuZWxAcGVuZ3V0cm9uaXguZGU+CisKKyZlY3NwaTQg eworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGluY3RybC0wID0gPCZwaW5jdHJsX2Vj c3BpND47CisJY3MtZ3Bpb3MgPSA8JmdwaW8zIDIwIEdQSU9fQUNUSVZFX0xPVz47CisJc3RhdHVz ID0gIm9rYXkiOworCisJdG91Y2hzY3JlZW5AMCB7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVs dCI7CisJCXBpbmN0cmwtMCA9IDwmcGluY3RybF90b3VjaD47CisJCWNvbXBhdGlibGUgPSAidGks dHNjMjA0NiI7CisJCXJlZyA9IDwwPjsKKwkJc3BpLW1heC1mcmVxdWVuY3kgPSA8MTAwMDAwMD47 CisJCWludGVycnVwdHMtZXh0ZW5kZWQgPSA8JmdwaW8zIDE5IElSUV9UWVBFX0xFVkVMX0xPVz47 CisJCXZjYy1zdXBwbHkgID0gPCZyZWdfM3YzPjsKKworCQlwZW5kb3duLWdwaW8gPSA8JmdwaW8z IDE5IEdQSU9fQUNUSVZFX0xPVz47CisKKwkJdGkseC1wbGF0ZS1vaG1zID0gL2JpdHMvIDE2IDw4 NTA+OworCQl0aSx5LXBsYXRlLW9obXMgPSAvYml0cy8gMTYgPDI5NT47CisJCXRpLHByZXNzdXJl LW1pbiA9IC9iaXRzLyAxNiA8Mj47CisJCXRpLHByZXNzdXJlLW1heCA9IC9iaXRzLyAxNiA8MTUw MD47CisJCXRpLHZyZWYtbXYJPSAvYml0cy8gMTYgPDMzMDA+OworCQl0aSxzZXR0bGUtZGVsYXkt dXNlYyA9IC9iaXRzLyAxNiA8MTU+OworCQl0aSx2cmVmLWRlbGF5LXVzZWNzID0gL2JpdHMvIDE2 IDwwPjsKKwkJdGkscGVuaXJxLXJlY2hlY2stZGVsYXktdXNlY3MgPSAvYml0cy8gMTYgPDEwMD47 CisJCXRpLGRlYm91bmNlLW1heCA9IC9iaXRzLyAxNiA8MTAwPjsKKwkJdGksZGVib3VuY2UtdG9s ID0gL2JpdHMvIDE2IDwofjApPjsKKwkJdGksZGVib3VuY2UtcmVwID0gL2JpdHMvIDE2IDw0PjsK KworCQl0b3VjaHNjcmVlbi1zd2FwcGVkLXgteTsKKwkJdG91Y2hzY3JlZW4taW52ZXJ0ZWQteTsK KworCQlsaW51eCx3YWtldXA7CisJfTsKK307CisKKyZpb211eGMgeworCXBpbmN0cmxfZWNzcGk0 OiBlY3NwaTRncnAgeworCQlmc2wscGlucyA9IDwKKwkJCU1YNlFETF9QQURfRUlNX0QyOF9fRUNT UEk0X01PU0kJCQkweDEwMGIxCisJCQlNWDZRRExfUEFEX0VJTV9EMjJfX0VDU1BJNF9NSVNPCQkJ MHgwMDBiMQorCQkJTVg2UURMX1BBRF9FSU1fRDIxX19FQ1NQSTRfU0NMSwkJCTB4MDAwYjEKKwkJ CS8qICpubyogZXh0ZXJuYWwgcHVsbCB1cCAqLworCQkJTVg2UURMX1BBRF9FSU1fRDIwX19HUElP M19JTzIwCQkweDQwMDAwMDU4CisJCT47CisJfTsKKworCXBpbmN0cmxfdG91Y2g6IHRvdWNoZ3Jw IHsKKwkJZnNsLHBpbnMgPSA8CisJCQkvKiBleHRlcm5hbCBwdWxsIHVwICovCisJCQlNWDZRRExf UEFEX0VJTV9EMTlfX0dQSU8zX0lPMTkJCQkweDEwMDQwCisJCT47CisJfTsKK307CmRpZmYgLS1n aXQgYS9hcmNoL2FybS9ib290L2R0cy9pbXg2cWRsLXNrb3YtY3B1LmR0c2kgYi9hcmNoL2FybS9i b290L2R0cy9pbXg2cWRsLXNrb3YtY3B1LmR0c2kKbmV3IGZpbGUgbW9kZSAxMDA2NDQKaW5kZXgg MDAwMDAwMDAwMDAwLi5mYWNhZWFkMDZkZWEKLS0tIC9kZXYvbnVsbAorKysgYi9hcmNoL2FybS9i b290L2R0cy9pbXg2cWRsLXNrb3YtY3B1LmR0c2kKQEAgLTAsMCArMSw0NzYgQEAKKy8vIFNQRFgt TGljZW5zZS1JZGVudGlmaWVyOiAoR1BMLTIuMCBPUiBNSVQpCisvLworLy8gQ29weXJpZ2h0IChD KSAyMDIwIFBlbmd1dHJvbml4LCBVbHJpY2ggT2VsbWFubiA8a2VybmVsQHBlbmd1dHJvbml4LmRl PgorCisjaW5jbHVkZSA8ZHQtYmluZGluZ3MvZ3Bpby9ncGlvLmg+CisjaW5jbHVkZSA8ZHQtYmlu ZGluZ3MvbGVkcy9jb21tb24uaD4KKworLyB7CisJY2hvc2VuIHsKKwkJc3Rkb3V0LXBhdGggPSAm dWFydDI7CisJfTsKKworCWFsaWFzZXMgeworCQljYW4wID0gJmNhbjE7CisJCWNhbjEgPSAmY2Fu MjsKKwkJbmFuZCA9ICZncG1pOworCQl1c2IwID0gJnVzYmgxOworCQl1c2IxID0gJnVzYm90ZzsK KwkJcnRjMCA9ICZpMmNfcnRjOworCQlydGMxID0gJnNudnM7CisJCW1kaW8tZ3BpbzAgPSAmbWRp bzsKKwl9OworCisJaWlvLWh3bW9uIHsKKwkJY29tcGF0aWJsZSA9ICJpaW8taHdtb24iOworCQlp by1jaGFubmVscyA9IDwmYWRjIDA+LCAvKiAyNFYgKi8KKwkJICAgICAgICAgICAgICA8JmFkYyAx PjsgLyogdGVtcGVyYXR1cmUgKi8KKwl9OworCisJbGVkcyB7CisJCWNvbXBhdGlibGUgPSAiZ3Bp by1sZWRzIjsKKworCQlsZWQtMCB7CisJCQlsYWJlbCA9ICJEMSI7CisJCQlncGlvcyA9IDwmZ3Bp bzEgMiBHUElPX0FDVElWRV9ISUdIPjsKKwkJCWZ1bmN0aW9uID0gTEVEX0ZVTkNUSU9OX1NUQVRV UzsKKwkJCWRlZmF1bHQtc3RhdGUgPSAib24iOworCQkJbGludXgsZGVmYXVsdC10cmlnZ2VyID0g ImhlYXJ0YmVhdCI7CisJCX07CisKKwkJbGVkLTEgeworCQkJbGFiZWwgPSAiRDIiOworCQkJZ3Bp b3MgPSA8JmdwaW8xIDAgR1BJT19BQ1RJVkVfSElHSD47CisJCQlkZWZhdWx0LXN0YXRlID0gIm9m ZiI7CisJCX07CisKKwkJbGVkLTIgeworCQkJbGFiZWwgPSAiRDMiOworCQkJZ3Bpb3MgPSA8Jmdw aW8xIDQgR1BJT19BQ1RJVkVfSElHSD47CisJCQlkZWZhdWx0LXN0YXRlID0gIm9uIjsKKwkJfTsK Kwl9OworCisJbWRpbzogbWRpbyB7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJCXBp bmN0cmwtMCA9IDwmcGluY3RybF9tZGlvPjsKKwkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsbWRp by1zbWkwIjsKKwkJI2FkZHJlc3MtY2VsbHMgPSA8MT47CisJCSNzaXplLWNlbGxzID0gPDA+Owor CQlncGlvcyA9IDwmZ3BpbzEgMzEgR1BJT19BQ1RJVkVfSElHSAorCQkJICZncGlvMSAyMiBHUElP X0FDVElWRV9ISUdIPjsKKworCQlzd2l0Y2hAMyB7CisJCQlwaW5jdHJsLW5hbWVzID0gImRlZmF1 bHQiOworCQkJcGluY3RybC0wID0gPCZwaW5jdHJsX3N3aXRjaD47CisJCQljb21wYXRpYmxlID0g Im1pY3JvY2hpcCxrc3o4ODczIjsKKwkJCWludGVycnVwdC1wYXJlbnQgPSA8JmdwaW8zPjsKKwkJ CWludGVycnVwdCA9IDwzMCBJUlFfVFlQRV9MRVZFTF9ISUdIPjsKKwkJCXJlc2V0LWdwaW9zID0g PCZncGlvMSA1IEdQSU9fQUNUSVZFX0xPVz47CisJCQlyZWcgPSA8MD47CisKKworCQkJcG9ydHMg eworCQkJCSNhZGRyZXNzLWNlbGxzID0gPDE+OworCQkJCSNzaXplLWNlbGxzID0gPDA+OworCisJ CQkJcG9ydHNAMCB7CisJCQkJCXJlZyA9IDwwPjsKKwkJCQkJcGh5LW1vZGUgPSAiaW50ZXJuYWwi OworCQkJCQlsYWJlbCA9ICJsYW4xIjsKKwkJCQl9OworCisJCQkJcG9ydHNAMSB7CisJCQkJCXJl ZyA9IDwxPjsKKwkJCQkJcGh5LW1vZGUgPSAiaW50ZXJuYWwiOworCQkJCQlsYWJlbCA9ICJsYW4y IjsKKwkJCQl9OworCisJCQkJcG9ydHNAMiB7CisJCQkJCXJlZyA9IDwyPjsKKwkJCQkJbGFiZWwg PSAiY3B1IjsKKwkJCQkJZXRoZXJuZXQgPSA8JmZlYz47CisJCQkJCXBoeS1tb2RlID0gInJtaWki OworCisJCQkJCWZpeGVkLWxpbmsgeworCQkJCQkJc3BlZWQgPSA8MTAwPjsKKwkJCQkJCWZ1bGwt ZHVwbGV4OworCQkJCQl9OworCQkJCX07CisJCQl9OworCQl9OworCisJfTsKKworCWNsazUwbV9w aHk6IHBoeS1jbG9jayB7CisJCWNvbXBhdGlibGUgPSAiZml4ZWQtY2xvY2siOworCQkjY2xvY2st Y2VsbHMgPSA8MD47CisJCWNsb2NrLWZyZXF1ZW5jeSA9IDw1MDAwMDAwMD47CisJfTsKKworCXJl Z18zdjM6IHJlZ3VsYXRvci0zdjMgeworCQljb21wYXRpYmxlID0gInJlZ3VsYXRvci1maXhlZCI7 CisJCXZpbi1zdXBwbHkgPSA8JnJlZ181djA+OworCQlyZWd1bGF0b3ItbmFtZSA9ICIzdjMiOwor CQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDwzMzAwMDAwPjsKKwkJcmVndWxhdG9yLW1heC1t aWNyb3ZvbHQgPSA8MzMwMDAwMD47CisJfTsKKworCXJlZ181djA6IHJlZ3VsYXRvci01djAgewor CQljb21wYXRpYmxlID0gInJlZ3VsYXRvci1maXhlZCI7CisJCXJlZ3VsYXRvci1uYW1lID0gIjV2 MCI7CisJCXJlZ3VsYXRvci1taW4tbWljcm92b2x0ID0gPDUwMDAwMDA+OworCQlyZWd1bGF0b3It bWF4LW1pY3Jvdm9sdCA9IDw1MDAwMDAwPjsKKwl9OworCisJcmVnXzI0djA6IHJlZ3VsYXRvci0y NHYwIHsKKwkJY29tcGF0aWJsZSA9ICJyZWd1bGF0b3ItZml4ZWQiOworCQlyZWd1bGF0b3ItbmFt ZSA9ICIyNHYwIjsKKwkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MjQwMDAwMDA+OworCQly ZWd1bGF0b3ItbWF4LW1pY3Jvdm9sdCA9IDwyNDAwMDAwMD47CisJfTsKKworCXJlZ19jYW4xX3N0 Ynk6IHJlZ3VsYXRvci1jYW4xLXN0YnkgeworCQljb21wYXRpYmxlID0gInJlZ3VsYXRvci1maXhl ZCI7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJCXBpbmN0cmwtMCA9IDwmcGluY3Ry bF9jYW4xX3N0Ynk+OworCQlyZWd1bGF0b3ItbmFtZSA9ICJjYW4xLTN2MyI7CisJCXJlZ3VsYXRv ci1taW4tbWljcm92b2x0ID0gPDMzMDAwMDA+OworCQlyZWd1bGF0b3ItbWF4LW1pY3Jvdm9sdCA9 IDwzMzAwMDAwPjsKKwkJZ3BpbyA9IDwmZ3BpbzMgMzEgR1BJT19BQ1RJVkVfTE9XPjsKKwl9Owor CisJcmVnX2NhbjJfc3RieTogcmVndWxhdG9yLWNhbjItc3RieSB7CisJCWNvbXBhdGlibGUgPSAi cmVndWxhdG9yLWZpeGVkIjsKKwkJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwkJcGluY3Ry bC0wID0gPCZwaW5jdHJsX2NhbjJfc3RieT47CisJCXJlZ3VsYXRvci1uYW1lID0gImNhbjItM3Yz IjsKKwkJcmVndWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8MzMwMDAwMD47CisJCXJlZ3VsYXRvci1t YXgtbWljcm92b2x0ID0gPDMzMDAwMDA+OworCQlncGlvID0gPCZncGlvNCAxMSBHUElPX0FDVElW RV9MT1c+OworCX07CisKKwlyZWdfdmNjX21tYzogcmVndWxhdG9yLXZjYy1tbWMgeworCQlwaW5j dHJsLW5hbWVzID0gImRlZmF1bHQiOworCQlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfdmNjX21tYz47 CisJCWNvbXBhdGlibGUgPSAicmVndWxhdG9yLWZpeGVkIjsKKwkJdmluLXN1cHBseSA9IDwmcmVn XzN2Mz47CisJCXJlZ3VsYXRvci1uYW1lID0gIm1tY192Y2Nfc3VwcGx5IjsKKwkJcmVndWxhdG9y LW1pbi1taWNyb3ZvbHQgPSA8MzMwMDAwMD47CisJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0g PDMzMDAwMDA+OworCQlyZWd1bGF0b3ItYWx3YXlzLW9uOworCQlyZWd1bGF0b3ItYm9vdC1vbjsK KwkJZ3BpbyA9IDwmZ3BpbzcgOCBHUElPX0FDVElWRV9ISUdIPjsKKwkJZW5hYmxlLWFjdGl2ZS1o aWdoOworCQlzdGFydHVwLWRlbGF5LXVzID0gPDEwMD47CisJfTsKKworCXJlZ192Y2NfbW1jX2lv OiByZWd1bGF0b3ItdmNjLW1tYy1pbyB7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJ CXBpbmN0cmwtMCA9IDwmcGluY3RybF92Y2NfbW1jX2lvPjsKKwkJY29tcGF0aWJsZSA9ICJyZWd1 bGF0b3ItZ3BpbyI7CisJCXZpbi1zdXBwbHkgPSA8JnJlZ181djA+OworCQlyZWd1bGF0b3ItbmFt ZSA9ICJtbWNfaW9fc3VwcGx5IjsKKwkJcmVndWxhdG9yLXR5cGUgPSAidm9sdGFnZSI7CisJCXJl Z3VsYXRvci1taW4tbWljcm92b2x0ID0gPDE4MDAwMDA+OworCQlyZWd1bGF0b3ItbWF4LW1pY3Jv dm9sdCA9IDwzMzAwMDAwPjsKKwkJZ3Bpb3MgPSA8JmdwaW83IDEzIEdQSU9fQUNUSVZFX0hJR0g+ OworCQlzdGF0ZXMgPSA8MTgwMDAwMCAweDE+LCA8MzMwMDAwMCAweDA+OworCQlzdGFydHVwLWRl bGF5LXVzID0gPDEwMD47CisJfTsKK307CisKKyZjYW4xIHsKKwlwaW5jdHJsLW5hbWVzID0gImRl ZmF1bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3RybF9jYW4xPjsKKwl4Y2VpdmVyLXN1cHBseSA9 IDwmcmVnX2NhbjFfc3RieT47CisJc3RhdHVzID0gIm9rYXkiOworfTsKKworJmNhbjIgeworCXBp bmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGluY3RybC0wID0gPCZwaW5jdHJsX2NhbjI+Owor CXhjZWl2ZXItc3VwcGx5ID0gPCZyZWdfY2FuMl9zdGJ5PjsKKwlzdGF0dXMgPSAib2theSI7Cit9 OworCismZWNzcGkxIHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwtMCA9 IDwmcGluY3RybF9lY3NwaTE+OworCWNzLWdwaW9zID0gPCZncGlvMyAyNCBHUElPX0FDVElWRV9M T1c+OworCXN0YXR1cyA9ICJva2F5IjsKKworCWZsYXNoQDAgeworCQljb21wYXRpYmxlID0gImpl ZGVjLHNwaS1ub3IiOworCQlzcGktbWF4LWZyZXF1ZW5jeSA9IDw1NDAwMDAwMD47CisJCXJlZyA9 IDwwPjsKKwl9OworfTsKKworJmVjc3BpMiB7CisJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsK KwlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfZWNzcGkyPjsKKwljcy1ncGlvcyA9IDwmZ3BpbzIgMjYg R1BJT19BQ1RJVkVfTE9XPjsKKwlzdGF0dXMgPSAib2theSI7CisKKwlhZGM6IGFkY0AwIHsKKwkJ Y29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsbWNwMzAwMiI7CisJCXJlZyA9IDwwPjsKKwkJc3BpLW1h eC1mcmVxdWVuY3kgPSA8MTAwMDAwMD47CisJCSNpby1jaGFubmVsLWNlbGxzID0gPDE+OworCX07 Cit9OworCismZmVjIHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwtMCA9 IDwmcGluY3RybF9lbmV0PjsKKwljbG9ja3MgPSA8JmNsa3MgSU1YNlFETF9DTEtfRU5FVD4sCisJ CSA8JmNsa3MgSU1YNlFETF9DTEtfRU5FVD4sCisJCSA8JmNsazUwbV9waHk+OworCWNsb2NrLW5h bWVzID0gImlwZyIsICJhaGIiLCAicHRwIjsKKwlwaHktbW9kZSA9ICJybWlpIjsKKwlwaHktc3Vw cGx5ID0gPCZyZWdfM3YzPjsKKwlzdGF0dXMgPSAib2theSI7CisKKwlmaXhlZC1saW5rIHsKKwkJ c3BlZWQgPSA8MTAwPjsKKwkJZnVsbC1kdXBsZXg7CisJfTsKK307CisKKyZncG1pIHsKKwlwaW5j dHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3RybF9ncG1pX25hbmQ+ OworCW5hbmQtb24tZmxhc2gtYmJ0OworCSNhZGRyZXNzLWNlbGxzID0gPDE+OworCSNzaXplLWNl bGxzID0gPDA+OworCXN0YXR1cyA9ICJva2F5IjsKK307CisKKyZpMmMzIHsKKwlwaW5jdHJsLW5h bWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3RybF9pMmMzPjsKKwljbG9jay1m cmVxdWVuY3kgPSA8NDAwMDAwPjsKKwlzdGF0dXMgPSAib2theSI7CisKKwlpMmNfcnRjOiBydGNA NTEgeworCQljb21wYXRpYmxlID0gIm54cCxwY2Y4NTA2MyI7CisJCXJlZyA9IDwweDUxPjsKKwkJ cXVhcnR6LWxvYWQtZmVtdG9mYXJhZHMgPSA8MTI1MDA+OworCX07Cit9OworCismcHdtMiB7CisJ I3B3bS1jZWxscyA9IDwyPjsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwt MCA9IDwmcGluY3RybF9wd20yPjsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismcHdtMyB7CisJ LyogdXNlZCBmb3IgTENEIGNvbnRyYXN0IGNvbnRyb2wgKi8KKwlwaW5jdHJsLW5hbWVzID0gImRl ZmF1bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3RybF9wd20zPjsKKwlzdGF0dXMgPSAib2theSI7 Cit9OworCismdWFydDIgeworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGluY3RybC0w ID0gPCZwaW5jdHJsX3VhcnQyPjsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismdXNiaDEgewor CXZidXMtc3VwcGx5ID0gPCZyZWdfNXYwPjsKKwlkaXNhYmxlLW92ZXItY3VycmVudDsKKwlzdGF0 dXMgPSAib2theSI7Cit9OworCisvKiBubyB1c2JoMiAqLworJnVzYnBoeW5vcDEgeworCXN0YXR1 cyA9ICJkaXNhYmxlZCI7Cit9OworCisvKiBubyB1c2JoMyAqLworJnVzYnBoeW5vcDIgeworCXN0 YXR1cyA9ICJkaXNhYmxlZCI7Cit9OworCismdXNib3RnIHsKKwl2YnVzLXN1cHBseSA9IDwmcmVn XzV2MD47CisJZGlzYWJsZS1vdmVyLWN1cnJlbnQ7CisJc3RhdHVzID0gIm9rYXkiOworfTsKKwor JnVzZGhjMyB7CisJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwlwaW5jdHJsLTAgPSA8JnBp bmN0cmxfdXNkaGMzPjsKKwl3cC1ncGlvcyA9IDwmZ3BpbzcgMSBHUElPX0FDVElWRV9ISUdIPjsK KwljZC1ncGlvcyA9IDwmZ3BpbzcgMCBHUElPX0FDVElWRV9MT1c+OworCWNhcC1wb3dlci1vZmYt Y2FyZDsKKwlmdWxsLXB3ci1jeWNsZTsKKwlidXMtd2lkdGggPSA8ND47CisJbWF4LWZyZXF1ZW5j eSA9IDw1MDAwMDAwMD47CisJY2FwLXNkLWhpZ2hzcGVlZDsKKwlzZC11aHMtc2RyMTI7CisJc2Qt dWhzLXNkcjI1OworCXNkLXVocy1zZHI1MDsKKwlzZC11aHMtZGRyNTA7CisJbW1jLWRkci0xXzh2 OworCXZtbWMtc3VwcGx5ID0gPCZyZWdfdmNjX21tYz47CisJdnFtbWMtc3VwcGx5ID0gPCZyZWdf dmNjX21tY19pbz47CisJc3RhdHVzID0gIm9rYXkiOworfTsKKworJmlvbXV4YyB7CisJcGluY3Ry bF9jYW4xOiBjYW4xZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX0dQSU9fN19f RkxFWENBTjFfVFgJCQkweDMwMDgKKwkJCU1YNlFETF9QQURfR1BJT184X19GTEVYQ0FOMV9SWAkJ CTB4MWIwMDAKKwkJPjsKKwl9OworCisJcGluY3RybF9jYW4xX3N0Ynk6IGNhbjFzdGJ5Z3JwIHsK KwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX0VJTV9EMzFfX0dQSU8zX0lPMzEJCQkweDEz MDA4CisJCT47CisJfTsKKworCXBpbmN0cmxfY2FuMjogY2FuMmdycCB7CisJCWZzbCxwaW5zID0g PAorCQkJTVg2UURMX1BBRF9LRVlfQ09MNF9fRkxFWENBTjJfVFgJCTB4MzAwOAorCQkJTVg2UURM X1BBRF9LRVlfUk9XNF9fRkxFWENBTjJfUlgJCTB4MWIwMDAKKwkJPjsKKwl9OworCisJcGluY3Ry bF9jYW4yX3N0Ynk6IGNhbjJzdGJ5Z3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFE X0tFWV9ST1cyX19HUElPNF9JTzExCQkJMHgxMzAwOAorCQk+OworCX07CisKKwlwaW5jdHJsX2Vj c3BpMTogZWNzcGkxZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX0VJTV9EMTdf X0VDU1BJMV9NSVNPCQkJMHgxMDBiMQorCQkJTVg2UURMX1BBRF9FSU1fRDE4X19FQ1NQSTFfTU9T SQkJCTB4YjEKKwkJCU1YNlFETF9QQURfRUlNX0QxNl9fRUNTUEkxX1NDTEsJCQkweGIxCisJCQkv KiAqbm8qIGV4dGVybmFsIHB1bGwgdXAgKi8KKwkJCU1YNlFETF9QQURfRUlNX0QyNF9fR1BJTzNf SU8yNAkJCTB4NTgKKwkJPjsKKwl9OworCisJcGluY3RybF9lY3NwaTI6IGVjc3BpMmdycCB7CisJ CWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BBRF9FSU1fT0VfX0VDU1BJMl9NSVNPCQkJMHgxMDBi MQorCQkJTVg2UURMX1BBRF9FSU1fQ1MxX19FQ1NQSTJfTU9TSQkJCTB4YjEKKwkJCU1YNlFETF9Q QURfRUlNX0NTMF9fRUNTUEkyX1NDTEsJCQkweGIxCisJCQkvKiBleHRlcm5hbCBwdWxsIHVwICov CisJCQlNWDZRRExfUEFEX0VJTV9SV19fR1BJTzJfSU8yNgkJCTB4NTgKKwkJPjsKKwl9OworCisJ cGluY3RybF9lbmV0OiBlbmV0Z3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQkvKiBSTUlJIDUwIE1I eiAqLworCQkJTVg2UURMX1BBRF9FTkVUX0NSU19EVl9fRU5FVF9SWF9FTgkJMHgxMDBmNQorCQkJ TVg2UURMX1BBRF9FTkVUX1RYX0VOX19FTkVUX1RYX0VOCQkweDEwMGY1CisJCQlNWDZRRExfUEFE X0VORVRfUlhEMF9fRU5FVF9SWF9EQVRBMAkJMHgxMDBjMAorCQkJTVg2UURMX1BBRF9FTkVUX1JY RDFfX0VORVRfUlhfREFUQTEJCTB4MTAwYzAKKwkJCU1YNlFETF9QQURfRU5FVF9UWEQwX19FTkVU X1RYX0RBVEEwCQkweDEwMGY1CisJCQlNWDZRRExfUEFEX0VORVRfVFhEMV9fRU5FVF9UWF9EQVRB MQkJMHgxMDBmNQorCQkJTVg2UURMX1BBRF9HUElPXzE2X19FTkVUX1JFRl9DTEsJCTB4MWIwYjAK KwkJCU1YNlFETF9QQURfR1BJT181X19HUElPMV9JTzA1CQkJMHg1OAorCQkJLyogR1BJTyBmb3Ig ImxpbmsgYWN0aXZlIiAqLworCQkJTVg2UURMX1BBRF9FTkVUX1JYX0VSX19HUElPMV9JTzI0CQkw eDMwMzgKKwkJPjsKKwl9OworCisJcGluY3RybF9ncG1pX25hbmQ6IGdwbWluYW5kZ3JwIHsKKwkJ ZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX05BTkRGX0NMRV9fTkFORF9DTEUJCQkweGIwYjEK KwkJCU1YNlFETF9QQURfTkFOREZfQUxFX19OQU5EX0FMRQkJCTB4YjBiMQorCQkJTVg2UURMX1BB RF9OQU5ERl9SQjBfX05BTkRfUkVBRFlfQgkJMHhiMDAwCisJCQlNWDZRRExfUEFEX05BTkRGX0NT MF9fTkFORF9DRTBfQgkJMHhiMGIxCisJCQlNWDZRRExfUEFEX05BTkRGX0NTMV9fTkFORF9DRTFf QgkJMHhiMGIxCisJCQlNWDZRRExfUEFEX1NENF9DTURfX05BTkRfUkVfQgkJCTB4YjBiMQorCQkJ TVg2UURMX1BBRF9TRDRfQ0xLX19OQU5EX1dFX0IJCQkweGIwYjEKKwkJCU1YNlFETF9QQURfTkFO REZfRDBfX05BTkRfREFUQTAwCQkweGIwYjEKKwkJCU1YNlFETF9QQURfTkFOREZfRDFfX05BTkRf REFUQTAxCQkweGIwYjEKKwkJCU1YNlFETF9QQURfTkFOREZfRDJfX05BTkRfREFUQTAyCQkweGIw YjEKKwkJCU1YNlFETF9QQURfTkFOREZfRDNfX05BTkRfREFUQTAzCQkweGIwYjEKKwkJCU1YNlFE TF9QQURfTkFOREZfRDRfX05BTkRfREFUQTA0CQkweGIwYjEKKwkJCU1YNlFETF9QQURfTkFOREZf RDVfX05BTkRfREFUQTA1CQkweGIwYjEKKwkJCU1YNlFETF9QQURfTkFOREZfRDZfX05BTkRfREFU QTA2CQkweGIwYjEKKwkJCU1YNlFETF9QQURfTkFOREZfRDdfX05BTkRfREFUQTA3CQkweGIwYjEK KwkJPjsKKwl9OworCisJcGluY3RybF9pMmMzOiBpMmMzZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJ CQkvKiBleHRlcm5hbCAxMCBrIHB1bGwgdXAgKi8KKwkJCU1YNlFETF9QQURfR1BJT18zX19JMkMz X1NDTAkJMHg0MDAxMDg3OAorCQkJLyogZXh0ZXJuYWwgMTAgayBwdWxsIHVwICovCisJCQlNWDZR RExfUEFEX0dQSU9fNl9fSTJDM19TREEJCTB4NDAwMTA4NzgKKwkJPjsKKwl9OworCisJcGluY3Ry bF9tZGlvOiBtZGlvZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX0VORVRfTURJ T19fR1BJTzFfSU8yMgkJMHgxMDBiMQorCQkJTVg2UURMX1BBRF9FTkVUX01EQ19fR1BJTzFfSU8z MQkJCTB4YjEKKwkJPjsKKwl9OworCisJcGluY3RybF9wd20yOiBwd20yZ3JwIHsKKwkJZnNsLHBp bnMgPSA8CisJCQlNWDZRRExfUEFEX0dQSU9fMV9fUFdNMl9PVVQJCQkweDU4CisJCT47CisJfTsK KworCXBpbmN0cmxfcHdtMzogcHdtM2dycCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BB RF9TRDFfREFUMV9fUFdNM19PVVQJCQkweDU4CisJCT47CisJfTsKKworCXBpbmN0cmxfc3dpdGNo OiBzd2l0Y2hncnAgeworCQlmc2wscGlucyA9IDwKKwkJCU1YNlFETF9QQURfRUlNX0QzMF9fR1BJ TzNfSU8zMAkJCTB4YjAKKwkJPjsKKwl9OworCisJcGluY3RybF91YXJ0MjogdWFydDJncnAgewor CQlmc2wscGlucyA9IDwKKwkJCU1YNlFETF9QQURfRUlNX0QyNl9fVUFSVDJfVFhfREFUQQkJMHgx YjBiMQorCQkJTVg2UURMX1BBRF9FSU1fRDI3X19VQVJUMl9SWF9EQVRBCQkweDFiMGIxCisJCT47 CisJfTsKKworCXBpbmN0cmxfdXNkaGMzOiB1c2RoYzNncnAgeworCQlmc2wscGlucyA9IDwKKwkJ CS8qIFNvQyBpbnRlcm5hbCBwdWxsIHVwIHJlcXVpcmVkICovCisJCQlNWDZRRExfUEFEX1NEM19D TURfX1NEM19DTUQJCQkweDE3MDU5CisJCQlNWDZRRExfUEFEX1NEM19DTEtfX1NEM19DTEsJCQkw eDEwMDU5CisJCQlNWDZRRExfUEFEX1NEM19EQVQwX19TRDNfREFUQTAJCQkweDE3MDU5CisJCQlN WDZRRExfUEFEX1NEM19EQVQxX19TRDNfREFUQTEJCQkweDE3MDU5CisJCQlNWDZRRExfUEFEX1NE M19EQVQyX19TRDNfREFUQTIJCQkweDE3MDU5CisJCQlNWDZRRExfUEFEX1NEM19EQVQzX19TRDNf REFUQTMJCQkweDE3MDU5CisJCQkvKiBTb0MgaW50ZXJuYWwgcHVsbCB1cCByZXF1aXJlZCAqLwor CQkJTVg2UURMX1BBRF9TRDNfREFUNF9fR1BJTzdfSU8wMQkJCTB4MWIwNDAKKwkJCS8qIFNvQyBp bnRlcm5hbCBwdWxsIHVwIHJlcXVpcmVkICovCisJCQlNWDZRRExfUEFEX1NEM19EQVQ1X19HUElP N19JTzAwCQkJMHgxYjA0MAorCQk+OworCX07CisKKwlwaW5jdHJsX3ZjY19tbWM6IHZjY21tY2dy cCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BBRF9TRDNfUlNUX19HUElPN19JTzA4CQkJ MHg1OAorCQk+OworCX07CisKKwlwaW5jdHJsX3ZjY19tbWNfaW86IHZjY21tY2lvZ3JwIHsKKwkJ ZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX0dQSU9fMThfX0dQSU83X0lPMTMJCQkweDU4CisJ CT47CisJfTsKK307Ci0tIAoyLjI5LjIKCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fXwpsaW51eC1hcm0ta2VybmVsIG1haWxpbmcgbGlzdApsaW51eC1hcm0t a2VybmVsQGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFp bG1hbi9saXN0aW5mby9saW51eC1hcm0ta2VybmVsCg==