From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 78E5AC432BE for ; Wed, 4 Aug 2021 04:34:50 +0000 (UTC) Received: by mail.kernel.org (Postfix) id 4948B610FD; Wed, 4 Aug 2021 04:34:50 +0000 (UTC) Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [85.220.165.71]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 44D8E60C3F for ; Wed, 4 Aug 2021 04:34:49 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 44D8E60C3F Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=pengutronix.de Received: from dude.hi.pengutronix.de ([2001:67c:670:100:1d::7]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1mB8c8-0006Ph-4y; Wed, 04 Aug 2021 06:34:44 +0200 Received: from ore by dude.hi.pengutronix.de with local (Exim 4.92) (envelope-from ) id 1mB8c7-00035t-9G; Wed, 04 Aug 2021 06:34:43 +0200 From: Oleksij Rempel List-Id: To: Arnd Bergmann , Daniel Vetter , David Airlie , Olof Johansson , Rob Herring , Sascha Hauer , Shawn Guo , soc@kernel.org, Thierry Reding Cc: Sam Ravnborg , =?UTF-8?q?S=C3=B8ren=20Andersen?= , Juergen Borleis , =?UTF-8?q?Ulrich=20=C3=96lmann?= , Michael Grzeschik , Marco Felsch , Lucas Stach , Oleksij Rempel , devicetree@vger.kernel.org, Fabio Estevam , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Pengutronix Kernel Team , dri-devel@lists.freedesktop.org Subject: [PATCH v4 3/3] ARM: dts: add SKOV imx6q and imx6dl based boards Date: Wed, 4 Aug 2021 06:34:39 +0200 Message-Id: <20210804043439.11757-4-o.rempel@pengutronix.de> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210804043439.11757-1-o.rempel@pengutronix.de> References: <20210804043439.11757-1-o.rempel@pengutronix.de> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::7 X-SA-Exim-Mail-From: ore@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: soc@kernel.org From: Sam Ravnborg Add SKOV imx6q/dl LT2, LT6 and mi1010ait-1cp1 boards. Signed-off-by: Sam Ravnborg Signed-off-by: Søren Andersen Signed-off-by: Juergen Borleis Signed-off-by: Ulrich Ölmann Signed-off-by: Michael Grzeschik Signed-off-by: Marco Felsch Signed-off-by: Lucas Stach Signed-off-by: Oleksij Rempel --- arch/arm/boot/dts/Makefile | 5 + arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts | 13 + arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts | 106 ++++ arch/arm/boot/dts/imx6q-skov-revc-lt2.dts | 36 ++ arch/arm/boot/dts/imx6q-skov-revc-lt6.dts | 128 +++++ .../dts/imx6q-skov-reve-mi1010ait-1cp1.dts | 127 +++++ arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi | 54 ++ arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi | 477 ++++++++++++++++++ 8 files changed, 946 insertions(+) create mode 100644 arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts create mode 100644 arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-revc-lt2.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-revc-lt6.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts create mode 100644 arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi create mode 100644 arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index 828fefc9c436..ecff0743d35f 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -475,6 +475,8 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ imx6dl-sabrelite.dtb \ imx6dl-sabresd.dtb \ imx6dl-savageboard.dtb \ + imx6dl-skov-revc-lt2.dtb \ + imx6dl-skov-revc-lt6.dtb \ imx6dl-solidsense.dtb \ imx6dl-ts4900.dtb \ imx6dl-ts7970.dtb \ @@ -576,6 +578,9 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ imx6q-sabresd.dtb \ imx6q-savageboard.dtb \ imx6q-sbc6x.dtb \ + imx6q-skov-revc-lt2.dtb \ + imx6q-skov-revc-lt6.dtb \ + imx6q-skov-reve-mi1010ait-1cp1.dtb \ imx6q-solidsense.dtb \ imx6q-tbs2910.dtb \ imx6q-ts4900.dtb \ diff --git a/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts b/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts new file mode 100644 index 000000000000..667b8faa1807 --- /dev/null +++ b/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6dl.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU SoloCore"; + compatible = "skov,imx6dl-skov-revc-lt2", "fsl,imx6dl"; +}; diff --git a/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts b/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts new file mode 100644 index 000000000000..5dcc433fe2af --- /dev/null +++ b/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts @@ -0,0 +1,106 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6dl.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU SoloCore"; + compatible = "skov,imx6dl-skov-revc-lt6", "fsl,imx6dl"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + display { + compatible = "fsl,imx-parallel-display"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1>; + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + display0_in: endpoint { + remote-endpoint = <&ipu1_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + panel { + compatible = "logictechno,lttd800480070-l6wh-rt"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; +}; + +&ipu1_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_ipu1: ipu1grp { + fsl,pins = < + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 + MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts b/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts new file mode 100644 index 000000000000..f00add7b3048 --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts @@ -0,0 +1,36 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-revc-lt2", "fsl,imx6q"; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&iomuxc { + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001f878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001f878 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts b/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts new file mode 100644 index 000000000000..3e3b36ad362a --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts @@ -0,0 +1,128 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-revc-lt6", "fsl,imx6q"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + display { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx-parallel-display"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1>; + + port@0 { + reg = <0>; + + display0_in: endpoint { + remote-endpoint = <&ipu1_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + panel { + compatible = "logictechno,lttd800480070-l6wh-rt"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&ipu1_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; + + pinctrl_ipu1: ipu1grp { + fsl,pins = < + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 + MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts b/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts new file mode 100644 index 000000000000..7f1f19b74bfa --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts @@ -0,0 +1,127 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-reve-mi1010ait-1cp1", "fsl,imx6q"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + panel { + compatible = "multi-inno,mi1010ait-1cp"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&lvds0_out>; + }; + }; + }; +}; + +&clks { + assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>, + <&clks IMX6QDL_CLK_LDB_DI1_SEL>; + assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>, + <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + clock-frequency = <100000>; + status = "okay"; + + touchscreen@38 { + compatible = "edt,edt-ft5406"; + reg = <0x38>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_touchscreen>; + interrupt-parent = <&gpio3>; + interrupts = <19 IRQ_TYPE_EDGE_FALLING>; + reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>; + touchscreen-size-x = <1280>; + touchscreen-size-y = <800>; + wakeup-source; + }; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&ldb { + status = "okay"; + + lvds-channel@0 { + status = "okay"; + + port@4 { + reg = <4>; + + lvds0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_i2c1: i2c1grp { + fsl,pins = < + /* external 1 k pull up */ + MX6QDL_PAD_EIM_D21__I2C1_SCL 0x40010878 + /* external 1 k pull up */ + MX6QDL_PAD_EIM_D28__I2C1_SDA 0x40010878 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; + + pinctrl_touchscreen: touchscreengrp { + fsl,pins = < + /* external 10 k pull up */ + /* CTP_INT */ + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x1b0b0 + /* CTP_RST */ + MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x1b0b0 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi b/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi new file mode 100644 index 000000000000..69ae430a53bd --- /dev/null +++ b/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi @@ -0,0 +1,54 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +&ecspi4 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi4>; + cs-gpios = <&gpio3 20 GPIO_ACTIVE_LOW>; + status = "okay"; + + touchscreen@0 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_touch>; + compatible = "ti,tsc2046"; + reg = <0>; + spi-max-frequency = <1000000>; + interrupts-extended = <&gpio3 19 IRQ_TYPE_LEVEL_LOW>; + vcc-supply = <®_3v3>; + pendown-gpio = <&gpio3 19 GPIO_ACTIVE_LOW>; + ti,x-plate-ohms = /bits/ 16 <850>; + ti,y-plate-ohms = /bits/ 16 <295>; + ti,pressure-min = /bits/ 16 <2>; + ti,pressure-max = /bits/ 16 <1500>; + ti,vref-mv = /bits/ 16 <3300>; + ti,settle-delay-usec = /bits/ 16 <15>; + ti,vref-delay-usecs = /bits/ 16 <0>; + ti,penirq-recheck-delay-usecs = /bits/ 16 <100>; + ti,debounce-max = /bits/ 16 <100>; + ti,debounce-tol = /bits/ 16 <(~0)>; + ti,debounce-rep = /bits/ 16 <4>; + touchscreen-swapped-x-y; + touchscreen-inverted-y; + wakeup-source; + }; +}; + +&iomuxc { + pinctrl_ecspi4: ecspi4grp { + fsl,pins = < + MX6QDL_PAD_EIM_D28__ECSPI4_MOSI 0x100b1 + MX6QDL_PAD_EIM_D22__ECSPI4_MISO 0x000b1 + MX6QDL_PAD_EIM_D21__ECSPI4_SCLK 0x000b1 + /* *no* external pull up */ + MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x40000058 + >; + }; + + pinctrl_touch: touchgrp { + fsl,pins = < + /* external pull up */ + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x10040 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi b/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi new file mode 100644 index 000000000000..77a91a97e6cf --- /dev/null +++ b/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi @@ -0,0 +1,477 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +#include +#include + +/ { + chosen { + stdout-path = &uart2; + }; + + aliases { + can0 = &can1; + can1 = &can2; + mdio-gpio0 = &mdio; + nand = &gpmi; + rtc0 = &i2c_rtc; + rtc1 = &snvs; + usb0 = &usbh1; + usb1 = &usbotg; + }; + + iio-hwmon { + compatible = "iio-hwmon"; + io-channels = <&adc 0>, /* 24V */ + <&adc 1>; /* temperature */ + }; + + leds { + compatible = "gpio-leds"; + + led-0 { + label = "D1"; + gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>; + function = LED_FUNCTION_STATUS; + default-state = "on"; + linux,default-trigger = "heartbeat"; + }; + + led-1 { + label = "D2"; + gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>; + default-state = "off"; + }; + + led-2 { + label = "D3"; + gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>; + default-state = "on"; + }; + }; + + mdio: mdio { + compatible = "microchip,mdio-smi0"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_mdio>; + #address-cells = <1>; + #size-cells = <0>; + gpios = <&gpio1 31 GPIO_ACTIVE_HIGH>, + <&gpio1 22 GPIO_ACTIVE_HIGH>; + + switch@0 { + compatible = "microchip,ksz8873"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_switch>; + interrupt-parent = <&gpio3>; + interrupt = <30 IRQ_TYPE_LEVEL_HIGH>; + reset-gpios = <&gpio1 5 GPIO_ACTIVE_LOW>; + reg = <0>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + ports@0 { + reg = <0>; + phy-mode = "internal"; + label = "lan1"; + }; + + ports@1 { + reg = <1>; + phy-mode = "internal"; + label = "lan2"; + }; + + ports@2 { + reg = <2>; + label = "cpu"; + ethernet = <&fec>; + phy-mode = "rmii"; + + fixed-link { + speed = <100>; + full-duplex; + }; + }; + }; + }; + + }; + + clk50m_phy: phy-clock { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <50000000>; + }; + + reg_3v3: regulator-3v3 { + compatible = "regulator-fixed"; + vin-supply = <®_5v0>; + regulator-name = "3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; + + reg_5v0: regulator-5v0 { + compatible = "regulator-fixed"; + regulator-name = "5v0"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + }; + + reg_24v0: regulator-24v0 { + compatible = "regulator-fixed"; + regulator-name = "24v0"; + regulator-min-microvolt = <24000000>; + regulator-max-microvolt = <24000000>; + }; + + reg_can1_stby: regulator-can1-stby { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can1_stby>; + regulator-name = "can1-3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio3 31 GPIO_ACTIVE_LOW>; + }; + + reg_can2_stby: regulator-can2-stby { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can2_stby>; + regulator-name = "can2-3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio4 11 GPIO_ACTIVE_LOW>; + }; + + reg_vcc_mmc: regulator-vcc-mmc { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_vcc_mmc>; + vin-supply = <®_3v3>; + regulator-name = "mmc_vcc_supply"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + regulator-boot-on; + gpio = <&gpio7 8 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us = <100>; + }; + + reg_vcc_mmc_io: regulator-vcc-mmc-io { + compatible = "regulator-gpio"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_vcc_mmc_io>; + vin-supply = <®_5v0>; + regulator-name = "mmc_io_supply"; + regulator-type = "voltage"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + gpios = <&gpio7 13 GPIO_ACTIVE_HIGH>; + enable-active-high; + states = <1800000 0x1>, <3300000 0x0>; + startup-delay-us = <100>; + }; +}; + +&can1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can1>; + xceiver-supply = <®_can1_stby>; + status = "okay"; +}; + +&can2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can2>; + xceiver-supply = <®_can2_stby>; + status = "okay"; +}; + +&ecspi1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi1>; + cs-gpios = <&gpio3 24 GPIO_ACTIVE_LOW>; + status = "okay"; + + flash@0 { + compatible = "jedec,spi-nor"; + spi-max-frequency = <54000000>; + reg = <0>; + }; +}; + +&ecspi2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi2>; + cs-gpios = <&gpio2 26 GPIO_ACTIVE_LOW>; + status = "okay"; + + adc: adc@0 { + compatible = "microchip,mcp3002"; + reg = <0>; + vref-supply = <®_3v3>; + spi-max-frequency = <1000000>; + #io-channel-cells = <1>; + }; +}; + +&fec { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_enet>; + clocks = <&clks IMX6QDL_CLK_ENET>, + <&clks IMX6QDL_CLK_ENET>, + <&clk50m_phy>; + clock-names = "ipg", "ahb", "ptp"; + phy-mode = "rmii"; + phy-supply = <®_3v3>; + status = "okay"; + + fixed-link { + speed = <100>; + full-duplex; + }; +}; + +&gpmi { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpmi_nand>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <0>; + status = "okay"; +}; + +&i2c3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c3>; + clock-frequency = <400000>; + status = "okay"; + + i2c_rtc: rtc@51 { + compatible = "nxp,pcf85063"; + reg = <0x51>; + quartz-load-femtofarads = <12500>; + }; +}; + +&pwm2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm2>; + #pwm-cells = <2>; + status = "okay"; +}; + +&pwm3 { + /* used for LCD contrast control */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm3>; + status = "okay"; +}; + +&uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +&usbh1 { + vbus-supply = <®_5v0>; + disable-over-current; + status = "okay"; +}; + +/* no usbh2 */ +&usbphynop1 { + status = "disabled"; +}; + +/* no usbh3 */ +&usbphynop2 { + status = "disabled"; +}; + +&usbotg { + vbus-supply = <®_5v0>; + disable-over-current; + status = "okay"; +}; + +&usdhc3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc3>; + wp-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>; + cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>; + cap-power-off-card; + full-pwr-cycle; + bus-width = <4>; + max-frequency = <50000000>; + cap-sd-highspeed; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-ddr50; + mmc-ddr-1_8v; + vmmc-supply = <®_vcc_mmc>; + vqmmc-supply = <®_vcc_mmc_io>; + status = "okay"; +}; + +&iomuxc { + pinctrl_can1: can1grp { + fsl,pins = < + MX6QDL_PAD_GPIO_7__FLEXCAN1_TX 0x3008 + MX6QDL_PAD_GPIO_8__FLEXCAN1_RX 0x1b000 + >; + }; + + pinctrl_can1_stby: can1stbygrp { + fsl,pins = < + MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x13008 + >; + }; + + pinctrl_can2: can2grp { + fsl,pins = < + MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x3008 + MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x1b000 + >; + }; + + pinctrl_can2_stby: can2stbygrp { + fsl,pins = < + MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x13008 + >; + }; + + pinctrl_ecspi1: ecspi1grp { + fsl,pins = < + MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1 + MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0xb1 + MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0xb1 + /* *no* external pull up */ + MX6QDL_PAD_EIM_D24__GPIO3_IO24 0x58 + >; + }; + + pinctrl_ecspi2: ecspi2grp { + fsl,pins = < + MX6QDL_PAD_EIM_OE__ECSPI2_MISO 0x100b1 + MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0xb1 + MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0xb1 + /* external pull up */ + MX6QDL_PAD_EIM_RW__GPIO2_IO26 0x58 + >; + }; + + pinctrl_enet: enetgrp { + fsl,pins = < + /* RMII 50 MHz */ + MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN 0x100f5 + MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x100f5 + MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 0x100c0 + MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 0x100c0 + MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x100f5 + MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 0x100f5 + MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x1b0b0 + MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x58 + /* GPIO for "link active" */ + MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24 0x3038 + >; + }; + + pinctrl_gpmi_nand: gpminandgrp { + fsl,pins = < + MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1 + MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1 + MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000 + MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1 + MX6QDL_PAD_NANDF_CS1__NAND_CE1_B 0xb0b1 + MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1 + MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1 + MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1 + MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1 + MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1 + MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1 + MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1 + MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1 + MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1 + MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins = < + /* external 10 k pull up */ + MX6QDL_PAD_GPIO_3__I2C3_SCL 0x40010878 + /* external 10 k pull up */ + MX6QDL_PAD_GPIO_6__I2C3_SDA 0x40010878 + >; + }; + + pinctrl_mdio: mdiogrp { + fsl,pins = < + MX6QDL_PAD_ENET_MDIO__GPIO1_IO22 0x100b1 + MX6QDL_PAD_ENET_MDC__GPIO1_IO31 0xb1 + >; + }; + + pinctrl_pwm2: pwm2grp { + fsl,pins = < + MX6QDL_PAD_GPIO_1__PWM2_OUT 0x58 + >; + }; + + pinctrl_pwm3: pwm3grp { + fsl,pins = < + MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x58 + >; + }; + + pinctrl_switch: switchgrp { + fsl,pins = < + MX6QDL_PAD_EIM_D30__GPIO3_IO30 0xb0 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1 + MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059 + MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059 + MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059 + MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059 + MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059 + MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059 + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x1b040 + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b040 + >; + }; + + pinctrl_vcc_mmc: vccmmcgrp { + fsl,pins = < + MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x58 + >; + }; + + pinctrl_vcc_mmc_io: vccmmciogrp { + fsl,pins = < + MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x58 + >; + }; +}; -- 2.30.2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 78140C4338F for ; Wed, 4 Aug 2021 04:35:17 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 3F8D8610FD for ; Wed, 4 Aug 2021 04:35:17 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 3F8D8610FD Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id D77E06E9B5; Wed, 4 Aug 2021 04:35:09 +0000 (UTC) Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by gabe.freedesktop.org (Postfix) with ESMTPS id B0C8C6E219 for ; Wed, 4 Aug 2021 04:34:56 +0000 (UTC) Received: from dude.hi.pengutronix.de ([2001:67c:670:100:1d::7]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1mB8c8-0006Ph-4y; Wed, 04 Aug 2021 06:34:44 +0200 Received: from ore by dude.hi.pengutronix.de with local (Exim 4.92) (envelope-from ) id 1mB8c7-00035t-9G; Wed, 04 Aug 2021 06:34:43 +0200 From: Oleksij Rempel List-Id: To: Arnd Bergmann , Daniel Vetter , David Airlie , Olof Johansson , Rob Herring , Sascha Hauer , Shawn Guo , soc@kernel.org, Thierry Reding Cc: Sam Ravnborg , =?UTF-8?q?S=C3=B8ren=20Andersen?= , Juergen Borleis , =?UTF-8?q?Ulrich=20=C3=96lmann?= , Michael Grzeschik , Marco Felsch , Lucas Stach , Oleksij Rempel , devicetree@vger.kernel.org, Fabio Estevam , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Pengutronix Kernel Team , dri-devel@lists.freedesktop.org Subject: [PATCH v4 3/3] ARM: dts: add SKOV imx6q and imx6dl based boards Date: Wed, 4 Aug 2021 06:34:39 +0200 Message-ID: <20210804043439.11757-4-o.rempel@pengutronix.de> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210804043439.11757-1-o.rempel@pengutronix.de> References: <20210804043439.11757-1-o.rempel@pengutronix.de> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::7 X-SA-Exim-Mail-From: ore@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: dri-devel@lists.freedesktop.org X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Message-ID: <20210804043439.T4xOtubygtt2LnB28P5QHmFkptETkSfzHhV2GfAKkKY@z> From: Sam Ravnborg Add SKOV imx6q/dl LT2, LT6 and mi1010ait-1cp1 boards. Signed-off-by: Sam Ravnborg Signed-off-by: Søren Andersen Signed-off-by: Juergen Borleis Signed-off-by: Ulrich Ölmann Signed-off-by: Michael Grzeschik Signed-off-by: Marco Felsch Signed-off-by: Lucas Stach Signed-off-by: Oleksij Rempel --- arch/arm/boot/dts/Makefile | 5 + arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts | 13 + arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts | 106 ++++ arch/arm/boot/dts/imx6q-skov-revc-lt2.dts | 36 ++ arch/arm/boot/dts/imx6q-skov-revc-lt6.dts | 128 +++++ .../dts/imx6q-skov-reve-mi1010ait-1cp1.dts | 127 +++++ arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi | 54 ++ arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi | 477 ++++++++++++++++++ 8 files changed, 946 insertions(+) create mode 100644 arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts create mode 100644 arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-revc-lt2.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-revc-lt6.dts create mode 100644 arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts create mode 100644 arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi create mode 100644 arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index 828fefc9c436..ecff0743d35f 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -475,6 +475,8 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ imx6dl-sabrelite.dtb \ imx6dl-sabresd.dtb \ imx6dl-savageboard.dtb \ + imx6dl-skov-revc-lt2.dtb \ + imx6dl-skov-revc-lt6.dtb \ imx6dl-solidsense.dtb \ imx6dl-ts4900.dtb \ imx6dl-ts7970.dtb \ @@ -576,6 +578,9 @@ dtb-$(CONFIG_SOC_IMX6Q) += \ imx6q-sabresd.dtb \ imx6q-savageboard.dtb \ imx6q-sbc6x.dtb \ + imx6q-skov-revc-lt2.dtb \ + imx6q-skov-revc-lt6.dtb \ + imx6q-skov-reve-mi1010ait-1cp1.dtb \ imx6q-solidsense.dtb \ imx6q-tbs2910.dtb \ imx6q-ts4900.dtb \ diff --git a/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts b/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts new file mode 100644 index 000000000000..667b8faa1807 --- /dev/null +++ b/arch/arm/boot/dts/imx6dl-skov-revc-lt2.dts @@ -0,0 +1,13 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6dl.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU SoloCore"; + compatible = "skov,imx6dl-skov-revc-lt2", "fsl,imx6dl"; +}; diff --git a/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts b/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts new file mode 100644 index 000000000000..5dcc433fe2af --- /dev/null +++ b/arch/arm/boot/dts/imx6dl-skov-revc-lt6.dts @@ -0,0 +1,106 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6dl.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU SoloCore"; + compatible = "skov,imx6dl-skov-revc-lt6", "fsl,imx6dl"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + display { + compatible = "fsl,imx-parallel-display"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1>; + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + display0_in: endpoint { + remote-endpoint = <&ipu1_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + panel { + compatible = "logictechno,lttd800480070-l6wh-rt"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; +}; + +&ipu1_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_ipu1: ipu1grp { + fsl,pins = < + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 + MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts b/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts new file mode 100644 index 000000000000..f00add7b3048 --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-revc-lt2.dts @@ -0,0 +1,36 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-revc-lt2", "fsl,imx6q"; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&iomuxc { + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001f878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001f878 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts b/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts new file mode 100644 index 000000000000..3e3b36ad362a --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-revc-lt6.dts @@ -0,0 +1,128 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" +#include "imx6qdl-skov-cpu-revc.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-revc-lt6", "fsl,imx6q"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + display { + #address-cells = <1>; + #size-cells = <0>; + + compatible = "fsl,imx-parallel-display"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ipu1>; + + port@0 { + reg = <0>; + + display0_in: endpoint { + remote-endpoint = <&ipu1_di0_disp0>; + }; + }; + + port@1 { + reg = <1>; + + display0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; + + panel { + compatible = "logictechno,lttd800480070-l6wh-rt"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&display0_out>; + }; + }; + }; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&ipu1_di0_disp0 { + remote-endpoint = <&display0_in>; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; + + pinctrl_ipu1: ipu1grp { + fsl,pins = < + MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10 + MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10 + MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10 + MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10 + MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10 + MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10 + MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10 + MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10 + MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10 + MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10 + MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10 + MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10 + MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10 + MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10 + MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10 + MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10 + MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10 + MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10 + MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10 + MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10 + MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10 + MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10 + MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10 + MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10 + MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10 + MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10 + MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10 + MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts b/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts new file mode 100644 index 000000000000..7f1f19b74bfa --- /dev/null +++ b/arch/arm/boot/dts/imx6q-skov-reve-mi1010ait-1cp1.dts @@ -0,0 +1,127 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +/dts-v1/; +#include "imx6q.dtsi" +#include "imx6qdl-skov-cpu.dtsi" + +/ { + model = "SKOV IMX6 CPU QuadCore"; + compatible = "skov,imx6q-skov-reve-mi1010ait-1cp1", "fsl,imx6q"; + + backlight: backlight { + compatible = "pwm-backlight"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_backlight>; + enable-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; + pwms = <&pwm2 0 20000 0>; + brightness-levels = <0 255>; + num-interpolated-steps = <17>; + default-brightness-level = <8>; + power-supply = <®_24v0>; + }; + + panel { + compatible = "multi-inno,mi1010ait-1cp"; + backlight = <&backlight>; + power-supply = <®_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <&lvds0_out>; + }; + }; + }; +}; + +&clks { + assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>, + <&clks IMX6QDL_CLK_LDB_DI1_SEL>; + assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>, + <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>; +}; + +&hdmi { + ddc-i2c-bus = <&i2c2>; + status = "okay"; +}; + +&i2c1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c1>; + clock-frequency = <100000>; + status = "okay"; + + touchscreen@38 { + compatible = "edt,edt-ft5406"; + reg = <0x38>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_touchscreen>; + interrupt-parent = <&gpio3>; + interrupts = <19 IRQ_TYPE_EDGE_FALLING>; + reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>; + touchscreen-size-x = <1280>; + touchscreen-size-y = <800>; + wakeup-source; + }; +}; + +&i2c2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + clock-frequency = <100000>; + status = "okay"; +}; + +&ldb { + status = "okay"; + + lvds-channel@0 { + status = "okay"; + + port@4 { + reg = <4>; + + lvds0_out: endpoint { + remote-endpoint = <&panel_in>; + }; + }; + }; +}; + +&iomuxc { + pinctrl_backlight: backlightgrp { + fsl,pins = < + MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 0x58 + >; + }; + + pinctrl_i2c1: i2c1grp { + fsl,pins = < + /* external 1 k pull up */ + MX6QDL_PAD_EIM_D21__I2C1_SCL 0x40010878 + /* external 1 k pull up */ + MX6QDL_PAD_EIM_D28__I2C1_SDA 0x40010878 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001F878 + /* internal 22 k pull up required */ + MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001F878 + >; + }; + + pinctrl_touchscreen: touchscreengrp { + fsl,pins = < + /* external 10 k pull up */ + /* CTP_INT */ + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x1b0b0 + /* CTP_RST */ + MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x1b0b0 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi b/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi new file mode 100644 index 000000000000..69ae430a53bd --- /dev/null +++ b/arch/arm/boot/dts/imx6qdl-skov-cpu-revc.dtsi @@ -0,0 +1,54 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +&ecspi4 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi4>; + cs-gpios = <&gpio3 20 GPIO_ACTIVE_LOW>; + status = "okay"; + + touchscreen@0 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_touch>; + compatible = "ti,tsc2046"; + reg = <0>; + spi-max-frequency = <1000000>; + interrupts-extended = <&gpio3 19 IRQ_TYPE_LEVEL_LOW>; + vcc-supply = <®_3v3>; + pendown-gpio = <&gpio3 19 GPIO_ACTIVE_LOW>; + ti,x-plate-ohms = /bits/ 16 <850>; + ti,y-plate-ohms = /bits/ 16 <295>; + ti,pressure-min = /bits/ 16 <2>; + ti,pressure-max = /bits/ 16 <1500>; + ti,vref-mv = /bits/ 16 <3300>; + ti,settle-delay-usec = /bits/ 16 <15>; + ti,vref-delay-usecs = /bits/ 16 <0>; + ti,penirq-recheck-delay-usecs = /bits/ 16 <100>; + ti,debounce-max = /bits/ 16 <100>; + ti,debounce-tol = /bits/ 16 <(~0)>; + ti,debounce-rep = /bits/ 16 <4>; + touchscreen-swapped-x-y; + touchscreen-inverted-y; + wakeup-source; + }; +}; + +&iomuxc { + pinctrl_ecspi4: ecspi4grp { + fsl,pins = < + MX6QDL_PAD_EIM_D28__ECSPI4_MOSI 0x100b1 + MX6QDL_PAD_EIM_D22__ECSPI4_MISO 0x000b1 + MX6QDL_PAD_EIM_D21__ECSPI4_SCLK 0x000b1 + /* *no* external pull up */ + MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x40000058 + >; + }; + + pinctrl_touch: touchgrp { + fsl,pins = < + /* external pull up */ + MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x10040 + >; + }; +}; diff --git a/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi b/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi new file mode 100644 index 000000000000..77a91a97e6cf --- /dev/null +++ b/arch/arm/boot/dts/imx6qdl-skov-cpu.dtsi @@ -0,0 +1,477 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +// +// Copyright (C) 2020 Pengutronix, Ulrich Oelmann + +#include +#include + +/ { + chosen { + stdout-path = &uart2; + }; + + aliases { + can0 = &can1; + can1 = &can2; + mdio-gpio0 = &mdio; + nand = &gpmi; + rtc0 = &i2c_rtc; + rtc1 = &snvs; + usb0 = &usbh1; + usb1 = &usbotg; + }; + + iio-hwmon { + compatible = "iio-hwmon"; + io-channels = <&adc 0>, /* 24V */ + <&adc 1>; /* temperature */ + }; + + leds { + compatible = "gpio-leds"; + + led-0 { + label = "D1"; + gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>; + function = LED_FUNCTION_STATUS; + default-state = "on"; + linux,default-trigger = "heartbeat"; + }; + + led-1 { + label = "D2"; + gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>; + default-state = "off"; + }; + + led-2 { + label = "D3"; + gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>; + default-state = "on"; + }; + }; + + mdio: mdio { + compatible = "microchip,mdio-smi0"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_mdio>; + #address-cells = <1>; + #size-cells = <0>; + gpios = <&gpio1 31 GPIO_ACTIVE_HIGH>, + <&gpio1 22 GPIO_ACTIVE_HIGH>; + + switch@0 { + compatible = "microchip,ksz8873"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_switch>; + interrupt-parent = <&gpio3>; + interrupt = <30 IRQ_TYPE_LEVEL_HIGH>; + reset-gpios = <&gpio1 5 GPIO_ACTIVE_LOW>; + reg = <0>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + ports@0 { + reg = <0>; + phy-mode = "internal"; + label = "lan1"; + }; + + ports@1 { + reg = <1>; + phy-mode = "internal"; + label = "lan2"; + }; + + ports@2 { + reg = <2>; + label = "cpu"; + ethernet = <&fec>; + phy-mode = "rmii"; + + fixed-link { + speed = <100>; + full-duplex; + }; + }; + }; + }; + + }; + + clk50m_phy: phy-clock { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <50000000>; + }; + + reg_3v3: regulator-3v3 { + compatible = "regulator-fixed"; + vin-supply = <®_5v0>; + regulator-name = "3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; + + reg_5v0: regulator-5v0 { + compatible = "regulator-fixed"; + regulator-name = "5v0"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + }; + + reg_24v0: regulator-24v0 { + compatible = "regulator-fixed"; + regulator-name = "24v0"; + regulator-min-microvolt = <24000000>; + regulator-max-microvolt = <24000000>; + }; + + reg_can1_stby: regulator-can1-stby { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can1_stby>; + regulator-name = "can1-3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio3 31 GPIO_ACTIVE_LOW>; + }; + + reg_can2_stby: regulator-can2-stby { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can2_stby>; + regulator-name = "can2-3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio4 11 GPIO_ACTIVE_LOW>; + }; + + reg_vcc_mmc: regulator-vcc-mmc { + compatible = "regulator-fixed"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_vcc_mmc>; + vin-supply = <®_3v3>; + regulator-name = "mmc_vcc_supply"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + regulator-boot-on; + gpio = <&gpio7 8 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us = <100>; + }; + + reg_vcc_mmc_io: regulator-vcc-mmc-io { + compatible = "regulator-gpio"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_vcc_mmc_io>; + vin-supply = <®_5v0>; + regulator-name = "mmc_io_supply"; + regulator-type = "voltage"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + gpios = <&gpio7 13 GPIO_ACTIVE_HIGH>; + enable-active-high; + states = <1800000 0x1>, <3300000 0x0>; + startup-delay-us = <100>; + }; +}; + +&can1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can1>; + xceiver-supply = <®_can1_stby>; + status = "okay"; +}; + +&can2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_can2>; + xceiver-supply = <®_can2_stby>; + status = "okay"; +}; + +&ecspi1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi1>; + cs-gpios = <&gpio3 24 GPIO_ACTIVE_LOW>; + status = "okay"; + + flash@0 { + compatible = "jedec,spi-nor"; + spi-max-frequency = <54000000>; + reg = <0>; + }; +}; + +&ecspi2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_ecspi2>; + cs-gpios = <&gpio2 26 GPIO_ACTIVE_LOW>; + status = "okay"; + + adc: adc@0 { + compatible = "microchip,mcp3002"; + reg = <0>; + vref-supply = <®_3v3>; + spi-max-frequency = <1000000>; + #io-channel-cells = <1>; + }; +}; + +&fec { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_enet>; + clocks = <&clks IMX6QDL_CLK_ENET>, + <&clks IMX6QDL_CLK_ENET>, + <&clk50m_phy>; + clock-names = "ipg", "ahb", "ptp"; + phy-mode = "rmii"; + phy-supply = <®_3v3>; + status = "okay"; + + fixed-link { + speed = <100>; + full-duplex; + }; +}; + +&gpmi { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpmi_nand>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <0>; + status = "okay"; +}; + +&i2c3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c3>; + clock-frequency = <400000>; + status = "okay"; + + i2c_rtc: rtc@51 { + compatible = "nxp,pcf85063"; + reg = <0x51>; + quartz-load-femtofarads = <12500>; + }; +}; + +&pwm2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm2>; + #pwm-cells = <2>; + status = "okay"; +}; + +&pwm3 { + /* used for LCD contrast control */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm3>; + status = "okay"; +}; + +&uart2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart2>; + status = "okay"; +}; + +&usbh1 { + vbus-supply = <®_5v0>; + disable-over-current; + status = "okay"; +}; + +/* no usbh2 */ +&usbphynop1 { + status = "disabled"; +}; + +/* no usbh3 */ +&usbphynop2 { + status = "disabled"; +}; + +&usbotg { + vbus-supply = <®_5v0>; + disable-over-current; + status = "okay"; +}; + +&usdhc3 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc3>; + wp-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>; + cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>; + cap-power-off-card; + full-pwr-cycle; + bus-width = <4>; + max-frequency = <50000000>; + cap-sd-highspeed; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-ddr50; + mmc-ddr-1_8v; + vmmc-supply = <®_vcc_mmc>; + vqmmc-supply = <®_vcc_mmc_io>; + status = "okay"; +}; + +&iomuxc { + pinctrl_can1: can1grp { + fsl,pins = < + MX6QDL_PAD_GPIO_7__FLEXCAN1_TX 0x3008 + MX6QDL_PAD_GPIO_8__FLEXCAN1_RX 0x1b000 + >; + }; + + pinctrl_can1_stby: can1stbygrp { + fsl,pins = < + MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x13008 + >; + }; + + pinctrl_can2: can2grp { + fsl,pins = < + MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x3008 + MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x1b000 + >; + }; + + pinctrl_can2_stby: can2stbygrp { + fsl,pins = < + MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x13008 + >; + }; + + pinctrl_ecspi1: ecspi1grp { + fsl,pins = < + MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1 + MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0xb1 + MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0xb1 + /* *no* external pull up */ + MX6QDL_PAD_EIM_D24__GPIO3_IO24 0x58 + >; + }; + + pinctrl_ecspi2: ecspi2grp { + fsl,pins = < + MX6QDL_PAD_EIM_OE__ECSPI2_MISO 0x100b1 + MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0xb1 + MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0xb1 + /* external pull up */ + MX6QDL_PAD_EIM_RW__GPIO2_IO26 0x58 + >; + }; + + pinctrl_enet: enetgrp { + fsl,pins = < + /* RMII 50 MHz */ + MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN 0x100f5 + MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x100f5 + MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 0x100c0 + MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 0x100c0 + MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x100f5 + MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 0x100f5 + MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x1b0b0 + MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x58 + /* GPIO for "link active" */ + MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24 0x3038 + >; + }; + + pinctrl_gpmi_nand: gpminandgrp { + fsl,pins = < + MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1 + MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1 + MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000 + MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1 + MX6QDL_PAD_NANDF_CS1__NAND_CE1_B 0xb0b1 + MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1 + MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1 + MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1 + MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1 + MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1 + MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1 + MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1 + MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1 + MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1 + MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins = < + /* external 10 k pull up */ + MX6QDL_PAD_GPIO_3__I2C3_SCL 0x40010878 + /* external 10 k pull up */ + MX6QDL_PAD_GPIO_6__I2C3_SDA 0x40010878 + >; + }; + + pinctrl_mdio: mdiogrp { + fsl,pins = < + MX6QDL_PAD_ENET_MDIO__GPIO1_IO22 0x100b1 + MX6QDL_PAD_ENET_MDC__GPIO1_IO31 0xb1 + >; + }; + + pinctrl_pwm2: pwm2grp { + fsl,pins = < + MX6QDL_PAD_GPIO_1__PWM2_OUT 0x58 + >; + }; + + pinctrl_pwm3: pwm3grp { + fsl,pins = < + MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x58 + >; + }; + + pinctrl_switch: switchgrp { + fsl,pins = < + MX6QDL_PAD_EIM_D30__GPIO3_IO30 0xb0 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = < + MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1 + MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1 + >; + }; + + pinctrl_usdhc3: usdhc3grp { + fsl,pins = < + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059 + MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059 + MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059 + MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059 + MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059 + MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059 + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x1b040 + /* SoC internal pull up required */ + MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b040 + >; + }; + + pinctrl_vcc_mmc: vccmmcgrp { + fsl,pins = < + MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x58 + >; + }; + + pinctrl_vcc_mmc_io: vccmmciogrp { + fsl,pins = < + MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x58 + >; + }; +}; -- 2.30.2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.4 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A13A4C4338F for ; Wed, 4 Aug 2021 04:36:39 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 68C9A60F0F for ; Wed, 4 Aug 2021 04:36:39 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 68C9A60F0F Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=pengutronix.de Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=DKPswUMLOm8SwqWG696MGk3rNx5VVxnEemRRbe89vlo=; b=XEWdRpEsDeApY1 sssj+J9yND3e4trezxLrMsyTpc4AqBm8xmA/a7aPE7yRdPM7H5ePsE+Sz998xfDm+gCTvCVB+cLrY y9fd5tjAePHSicbYb1eGrXjhcHvXDQOrcSeXLEzCgsVFuT39+tnWRP6PRfdGQulwbQNcxgBLg8zOY gXPNhXyw3m40ktXmveB+SbyjIjL8UGxVHen0QEF8d9/NJO3Sbm3pYuF473cTYARdR9QJpGiGCt7cp 4ekwayV+/Ivhlt+yBC7nsullMUTTLLriva6X1IvICLiDja+Yu05EPrCCfpduzFdkUzoaPkYmesbrW Ggwn5GRLgQOC1JnbxhqA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mB8cT-004ldl-Tb; Wed, 04 Aug 2021 04:35:06 +0000 Received: from metis.ext.pengutronix.de ([2001:67c:670:201:290:27ff:fe1d:cc33]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mB8cG-004la9-Dp for linux-arm-kernel@lists.infradead.org; Wed, 04 Aug 2021 04:34:55 +0000 Received: from dude.hi.pengutronix.de ([2001:67c:670:100:1d::7]) by metis.ext.pengutronix.de with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1mB8c8-0006Ph-4y; Wed, 04 Aug 2021 06:34:44 +0200 Received: from ore by dude.hi.pengutronix.de with local (Exim 4.92) (envelope-from ) id 1mB8c7-00035t-9G; Wed, 04 Aug 2021 06:34:43 +0200 From: Oleksij Rempel List-Id: To: Arnd Bergmann , Daniel Vetter , David Airlie , Olof Johansson , Rob Herring , Sascha Hauer , Shawn Guo , soc@kernel.org, Thierry Reding Cc: Sam Ravnborg , =?UTF-8?q?S=C3=B8ren=20Andersen?= , Juergen Borleis , =?UTF-8?q?Ulrich=20=C3=96lmann?= , Michael Grzeschik , Marco Felsch , Lucas Stach , Oleksij Rempel , devicetree@vger.kernel.org, Fabio Estevam , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Pengutronix Kernel Team , dri-devel@lists.freedesktop.org Subject: [PATCH v4 3/3] ARM: dts: add SKOV imx6q and imx6dl based boards Date: Wed, 4 Aug 2021 06:34:39 +0200 Message-ID: <20210804043439.11757-4-o.rempel@pengutronix.de> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20210804043439.11757-1-o.rempel@pengutronix.de> References: <20210804043439.11757-1-o.rempel@pengutronix.de> MIME-Version: 1.0 X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::7 X-SA-Exim-Mail-From: ore@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-arm-kernel@lists.infradead.org X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210803_213452_856791_FAF18013 X-CRM114-Status: GOOD ( 18.60 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Message-ID: <20210804043439.BQ6hxf-uJqLlSySZrRKLV-zwgRBq7WJrPk8po7OIIyo@z> RnJvbTogU2FtIFJhdm5ib3JnIDxzYW1AcmF2bmJvcmcub3JnPgoKQWRkIFNLT1YgaW14NnEvZGwg TFQyLCBMVDYgYW5kIG1pMTAxMGFpdC0xY3AxIGJvYXJkcy4KClNpZ25lZC1vZmYtYnk6IFNhbSBS YXZuYm9yZyA8c2FtQHJhdm5ib3JnLm9yZz4KU2lnbmVkLW9mZi1ieTogU8O4cmVuIEFuZGVyc2Vu IDxzYW5Ac2tvdi5kaz4KU2lnbmVkLW9mZi1ieTogSnVlcmdlbiBCb3JsZWlzIDxqYmVAcGVuZ3V0 cm9uaXguZGU+ClNpZ25lZC1vZmYtYnk6IFVscmljaCDDlmxtYW5uIDx1Lm9lbG1hbm5AcGVuZ3V0 cm9uaXguZGU+ClNpZ25lZC1vZmYtYnk6IE1pY2hhZWwgR3J6ZXNjaGlrIDxtLmdyemVzY2hpa0Bw ZW5ndXRyb25peC5kZT4KU2lnbmVkLW9mZi1ieTogTWFyY28gRmVsc2NoIDxtLmZlbHNjaEBwZW5n dXRyb25peC5kZT4KU2lnbmVkLW9mZi1ieTogTHVjYXMgU3RhY2ggPGwuc3RhY2hAcGVuZ3V0cm9u aXguZGU+ClNpZ25lZC1vZmYtYnk6IE9sZWtzaWogUmVtcGVsIDxvLnJlbXBlbEBwZW5ndXRyb25p eC5kZT4KLS0tCiBhcmNoL2FybS9ib290L2R0cy9NYWtlZmlsZSAgICAgICAgICAgICAgICAgICAg fCAgIDUgKwogYXJjaC9hcm0vYm9vdC9kdHMvaW14NmRsLXNrb3YtcmV2Yy1sdDIuZHRzICAgIHwg IDEzICsKIGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC1za292LXJldmMtbHQ2LmR0cyAgICB8IDEw NiArKysrCiBhcmNoL2FybS9ib290L2R0cy9pbXg2cS1za292LXJldmMtbHQyLmR0cyAgICAgfCAg MzYgKysKIGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZxLXNrb3YtcmV2Yy1sdDYuZHRzICAgICB8IDEy OCArKysrKwogLi4uL2R0cy9pbXg2cS1za292LXJldmUtbWkxMDEwYWl0LTFjcDEuZHRzICAgIHwg MTI3ICsrKysrCiBhcmNoL2FybS9ib290L2R0cy9pbXg2cWRsLXNrb3YtY3B1LXJldmMuZHRzaSAg fCAgNTQgKysKIGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZxZGwtc2tvdi1jcHUuZHRzaSAgICAgICB8 IDQ3NyArKysrKysrKysrKysrKysrKysKIDggZmlsZXMgY2hhbmdlZCwgOTQ2IGluc2VydGlvbnMo KykKIGNyZWF0ZSBtb2RlIDEwMDY0NCBhcmNoL2FybS9ib290L2R0cy9pbXg2ZGwtc2tvdi1yZXZj LWx0Mi5kdHMKIGNyZWF0ZSBtb2RlIDEwMDY0NCBhcmNoL2FybS9ib290L2R0cy9pbXg2ZGwtc2tv di1yZXZjLWx0Ni5kdHMKIGNyZWF0ZSBtb2RlIDEwMDY0NCBhcmNoL2FybS9ib290L2R0cy9pbXg2 cS1za292LXJldmMtbHQyLmR0cwogY3JlYXRlIG1vZGUgMTAwNjQ0IGFyY2gvYXJtL2Jvb3QvZHRz L2lteDZxLXNrb3YtcmV2Yy1sdDYuZHRzCiBjcmVhdGUgbW9kZSAxMDA2NDQgYXJjaC9hcm0vYm9v dC9kdHMvaW14NnEtc2tvdi1yZXZlLW1pMTAxMGFpdC0xY3AxLmR0cwogY3JlYXRlIG1vZGUgMTAw NjQ0IGFyY2gvYXJtL2Jvb3QvZHRzL2lteDZxZGwtc2tvdi1jcHUtcmV2Yy5kdHNpCiBjcmVhdGUg bW9kZSAxMDA2NDQgYXJjaC9hcm0vYm9vdC9kdHMvaW14NnFkbC1za292LWNwdS5kdHNpCgpkaWZm IC0tZ2l0IGEvYXJjaC9hcm0vYm9vdC9kdHMvTWFrZWZpbGUgYi9hcmNoL2FybS9ib290L2R0cy9N YWtlZmlsZQppbmRleCA4MjhmZWZjOWM0MzYuLmVjZmYwNzQzZDM1ZiAxMDA2NDQKLS0tIGEvYXJj aC9hcm0vYm9vdC9kdHMvTWFrZWZpbGUKKysrIGIvYXJjaC9hcm0vYm9vdC9kdHMvTWFrZWZpbGUK QEAgLTQ3NSw2ICs0NzUsOCBAQCBkdGItJChDT05GSUdfU09DX0lNWDZRKSArPSBcCiAJaW14NmRs LXNhYnJlbGl0ZS5kdGIgXAogCWlteDZkbC1zYWJyZXNkLmR0YiBcCiAJaW14NmRsLXNhdmFnZWJv YXJkLmR0YiBcCisJaW14NmRsLXNrb3YtcmV2Yy1sdDIuZHRiIFwKKwlpbXg2ZGwtc2tvdi1yZXZj LWx0Ni5kdGIgXAogCWlteDZkbC1zb2xpZHNlbnNlLmR0YiBcCiAJaW14NmRsLXRzNDkwMC5kdGIg XAogCWlteDZkbC10czc5NzAuZHRiIFwKQEAgLTU3Niw2ICs1NzgsOSBAQCBkdGItJChDT05GSUdf U09DX0lNWDZRKSArPSBcCiAJaW14NnEtc2FicmVzZC5kdGIgXAogCWlteDZxLXNhdmFnZWJvYXJk LmR0YiBcCiAJaW14NnEtc2JjNnguZHRiIFwKKwlpbXg2cS1za292LXJldmMtbHQyLmR0YiBcCisJ aW14NnEtc2tvdi1yZXZjLWx0Ni5kdGIgXAorCWlteDZxLXNrb3YtcmV2ZS1taTEwMTBhaXQtMWNw MS5kdGIgXAogCWlteDZxLXNvbGlkc2Vuc2UuZHRiIFwKIAlpbXg2cS10YnMyOTEwLmR0YiBcCiAJ aW14NnEtdHM0OTAwLmR0YiBcCmRpZmYgLS1naXQgYS9hcmNoL2FybS9ib290L2R0cy9pbXg2ZGwt c2tvdi1yZXZjLWx0Mi5kdHMgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2ZGwtc2tvdi1yZXZjLWx0 Mi5kdHMKbmV3IGZpbGUgbW9kZSAxMDA2NDQKaW5kZXggMDAwMDAwMDAwMDAwLi42NjdiOGZhYTE4 MDcKLS0tIC9kZXYvbnVsbAorKysgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2ZGwtc2tvdi1yZXZj LWx0Mi5kdHMKQEAgLTAsMCArMSwxMyBAQAorLy8gU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IChH UEwtMi4wIE9SIE1JVCkKKy8vCisvLyBDb3B5cmlnaHQgKEMpIDIwMjAgUGVuZ3V0cm9uaXgsIFVs cmljaCBPZWxtYW5uIDxrZXJuZWxAcGVuZ3V0cm9uaXguZGU+CisKKy9kdHMtdjEvOworI2luY2x1 ZGUgImlteDZkbC5kdHNpIgorI2luY2x1ZGUgImlteDZxZGwtc2tvdi1jcHUuZHRzaSIKKyNpbmNs dWRlICJpbXg2cWRsLXNrb3YtY3B1LXJldmMuZHRzaSIKKworLyB7CisJbW9kZWwgPSAiU0tPViBJ TVg2IENQVSBTb2xvQ29yZSI7CisJY29tcGF0aWJsZSA9ICJza292LGlteDZkbC1za292LXJldmMt bHQyIiwgImZzbCxpbXg2ZGwiOworfTsKZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL2lt eDZkbC1za292LXJldmMtbHQ2LmR0cyBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC1za292LXJl dmMtbHQ2LmR0cwpuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAwMDAuLjVkY2M0 MzNmZTJhZgotLS0gL2Rldi9udWxsCisrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZkbC1za292 LXJldmMtbHQ2LmR0cwpAQCAtMCwwICsxLDEwNiBAQAorLy8gU1BEWC1MaWNlbnNlLUlkZW50aWZp ZXI6IChHUEwtMi4wIE9SIE1JVCkKKy8vCisvLyBDb3B5cmlnaHQgKEMpIDIwMjAgUGVuZ3V0cm9u aXgsIFVscmljaCBPZWxtYW5uIDxrZXJuZWxAcGVuZ3V0cm9uaXguZGU+CisKKy9kdHMtdjEvOwor I2luY2x1ZGUgImlteDZkbC5kdHNpIgorI2luY2x1ZGUgImlteDZxZGwtc2tvdi1jcHUuZHRzaSIK KyNpbmNsdWRlICJpbXg2cWRsLXNrb3YtY3B1LXJldmMuZHRzaSIKKworLyB7CisJbW9kZWwgPSAi U0tPViBJTVg2IENQVSBTb2xvQ29yZSI7CisJY29tcGF0aWJsZSA9ICJza292LGlteDZkbC1za292 LXJldmMtbHQ2IiwgImZzbCxpbXg2ZGwiOworCisJYmFja2xpZ2h0OiBiYWNrbGlnaHQgeworCQlj b21wYXRpYmxlID0gInB3bS1iYWNrbGlnaHQiOworCQlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQi OworCQlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfYmFja2xpZ2h0PjsKKwkJZW5hYmxlLWdwaW9zID0g PCZncGlvNiAyMyBHUElPX0FDVElWRV9MT1c+OworCQlwd21zID0gPCZwd20yIDAgMjAwMDAgMD47 CisJCWJyaWdodG5lc3MtbGV2ZWxzID0gPDAgMjU1PjsKKwkJbnVtLWludGVycG9sYXRlZC1zdGVw cyA9IDwxNz47CisJCWRlZmF1bHQtYnJpZ2h0bmVzcy1sZXZlbCA9IDw4PjsKKwkJcG93ZXItc3Vw cGx5ID0gPCZyZWdfMjR2MD47CisJfTsKKworCWRpc3BsYXkgeworCQljb21wYXRpYmxlID0gImZz bCxpbXgtcGFyYWxsZWwtZGlzcGxheSI7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJ CXBpbmN0cmwtMCA9IDwmcGluY3RybF9pcHUxPjsKKwkJI2FkZHJlc3MtY2VsbHMgPSA8MT47CisJ CSNzaXplLWNlbGxzID0gPDA+OworCisJCXBvcnRAMCB7CisJCQlyZWcgPSA8MD47CisKKwkJCWRp c3BsYXkwX2luOiBlbmRwb2ludCB7CisJCQkJcmVtb3RlLWVuZHBvaW50ID0gPCZpcHUxX2RpMF9k aXNwMD47CisJCQl9OworCQl9OworCisJCXBvcnRAMSB7CisJCQlyZWcgPSA8MT47CisKKwkJCWRp c3BsYXkwX291dDogZW5kcG9pbnQgeworCQkJCXJlbW90ZS1lbmRwb2ludCA9IDwmcGFuZWxfaW4+ OworCQkJfTsKKwkJfTsKKwl9OworCisJcGFuZWwgeworCQljb21wYXRpYmxlID0gImxvZ2ljdGVj aG5vLGx0dGQ4MDA0ODAwNzAtbDZ3aC1ydCI7CisJCWJhY2tsaWdodCA9IDwmYmFja2xpZ2h0PjsK KwkJcG93ZXItc3VwcGx5ID0gPCZyZWdfM3YzPjsKKworCQlwb3J0IHsKKwkJCXBhbmVsX2luOiBl bmRwb2ludCB7CisJCQkJcmVtb3RlLWVuZHBvaW50ID0gPCZkaXNwbGF5MF9vdXQ+OworCQkJfTsK KwkJfTsKKwl9OworfTsKKworJmlwdTFfZGkwX2Rpc3AwIHsKKwlyZW1vdGUtZW5kcG9pbnQgPSA8 JmRpc3BsYXkwX2luPjsKK307CisKKyZpb211eGMgeworCXBpbmN0cmxfYmFja2xpZ2h0OiBiYWNr bGlnaHRncnAgeworCQlmc2wscGlucyA9IDwKKwkJCU1YNlFETF9QQURfUkdNSUlfVEQzX19HUElP Nl9JTzIzCQkweDU4CisJCT47CisJfTsKKworCXBpbmN0cmxfaXB1MTogaXB1MWdycCB7CisJCWZz bCxwaW5zID0gPAorCQkJTVg2UURMX1BBRF9ESTBfRElTUF9DTEtfX0lQVTFfREkwX0RJU1BfQ0xL CTB4MTAKKwkJCU1YNlFETF9QQURfREkwX1BJTjE1X19JUFUxX0RJMF9QSU4xNQkJMHgxMAorCQkJ TVg2UURMX1BBRF9ESTBfUElOMl9fSVBVMV9ESTBfUElOMDIJCTB4MTAKKwkJCU1YNlFETF9QQURf REkwX1BJTjNfX0lQVTFfREkwX1BJTjAzCQkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDBf X0lQVTFfRElTUDBfREFUQTAwCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMV9fSVBVMV9E SVNQMF9EQVRBMDEJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQyX19JUFUxX0RJU1AwX0RB VEEwMgkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDNfX0lQVTFfRElTUDBfREFUQTAzCTB4 MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUNF9fSVBVMV9ESVNQMF9EQVRBMDQJMHgxMAorCQkJ TVg2UURMX1BBRF9ESVNQMF9EQVQ1X19JUFUxX0RJU1AwX0RBVEEwNQkweDEwCisJCQlNWDZRRExf UEFEX0RJU1AwX0RBVDZfX0lQVTFfRElTUDBfREFUQTA2CTB4MTAKKwkJCU1YNlFETF9QQURfRElT UDBfREFUN19fSVBVMV9ESVNQMF9EQVRBMDcJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQ4 X19JUFUxX0RJU1AwX0RBVEEwOAkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDlfX0lQVTFf RElTUDBfREFUQTA5CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTBfX0lQVTFfRElTUDBf REFUQTEwCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTFfX0lQVTFfRElTUDBfREFUQTEx CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTJfX0lQVTFfRElTUDBfREFUQTEyCTB4MTAK KwkJCU1YNlFETF9QQURfRElTUDBfREFUMTNfX0lQVTFfRElTUDBfREFUQTEzCTB4MTAKKwkJCU1Y NlFETF9QQURfRElTUDBfREFUMTRfX0lQVTFfRElTUDBfREFUQTE0CTB4MTAKKwkJCU1YNlFETF9Q QURfRElTUDBfREFUMTVfX0lQVTFfRElTUDBfREFUQTE1CTB4MTAKKwkJCU1YNlFETF9QQURfRElT UDBfREFUMTZfX0lQVTFfRElTUDBfREFUQTE2CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFU MTdfX0lQVTFfRElTUDBfREFUQTE3CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMThfX0lQ VTFfRElTUDBfREFUQTE4CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTlfX0lQVTFfRElT UDBfREFUQTE5CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMjBfX0lQVTFfRElTUDBfREFU QTIwCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMjFfX0lQVTFfRElTUDBfREFUQTIxCTB4 MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMjJfX0lQVTFfRElTUDBfREFUQTIyCTB4MTAKKwkJ CU1YNlFETF9QQURfRElTUDBfREFUMjNfX0lQVTFfRElTUDBfREFUQTIzCTB4MTAKKwkJPjsKKwl9 OworfTsKZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZxLXNrb3YtcmV2Yy1sdDIu ZHRzIGIvYXJjaC9hcm0vYm9vdC9kdHMvaW14NnEtc2tvdi1yZXZjLWx0Mi5kdHMKbmV3IGZpbGUg bW9kZSAxMDA2NDQKaW5kZXggMDAwMDAwMDAwMDAwLi5mMDBhZGQ3YjMwNDgKLS0tIC9kZXYvbnVs bAorKysgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2cS1za292LXJldmMtbHQyLmR0cwpAQCAtMCww ICsxLDM2IEBACisvLyBTUERYLUxpY2Vuc2UtSWRlbnRpZmllcjogKEdQTC0yLjAgT1IgTUlUKQor Ly8KKy8vIENvcHlyaWdodCAoQykgMjAyMCBQZW5ndXRyb25peCwgVWxyaWNoIE9lbG1hbm4gPGtl cm5lbEBwZW5ndXRyb25peC5kZT4KKworL2R0cy12MS87CisjaW5jbHVkZSAiaW14NnEuZHRzaSIK KyNpbmNsdWRlICJpbXg2cWRsLXNrb3YtY3B1LmR0c2kiCisjaW5jbHVkZSAiaW14NnFkbC1za292 LWNwdS1yZXZjLmR0c2kiCisKKy8geworCW1vZGVsID0gIlNLT1YgSU1YNiBDUFUgUXVhZENvcmUi OworCWNvbXBhdGlibGUgPSAic2tvdixpbXg2cS1za292LXJldmMtbHQyIiwgImZzbCxpbXg2cSI7 Cit9OworCismaGRtaSB7CisJZGRjLWkyYy1idXMgPSA8JmkyYzI+OworCXN0YXR1cyA9ICJva2F5 IjsKK307CisKKyZpMmMyIHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwt MCA9IDwmcGluY3RybF9pMmMyPjsKKwljbG9jay1mcmVxdWVuY3kgPSA8MTAwMDAwPjsKKwlzdGF0 dXMgPSAib2theSI7Cit9OworCismaW9tdXhjIHsKKwlwaW5jdHJsX2kyYzI6IGkyYzJncnAgewor CQlmc2wscGlucyA9IDwKKwkJCS8qIGludGVybmFsIDIyIGsgcHVsbCB1cCByZXF1aXJlZCAqLwor CQkJTVg2UURMX1BBRF9LRVlfQ09MM19fSTJDMl9TQ0wJCTB4NDAwMWY4NzgKKwkJCS8qIGludGVy bmFsIDIyIGsgcHVsbCB1cCByZXF1aXJlZCAqLworCQkJTVg2UURMX1BBRF9LRVlfUk9XM19fSTJD Ml9TREEJCTB4NDAwMWY4NzgKKwkJPjsKKwl9OworfTsKZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jv b3QvZHRzL2lteDZxLXNrb3YtcmV2Yy1sdDYuZHRzIGIvYXJjaC9hcm0vYm9vdC9kdHMvaW14NnEt c2tvdi1yZXZjLWx0Ni5kdHMKbmV3IGZpbGUgbW9kZSAxMDA2NDQKaW5kZXggMDAwMDAwMDAwMDAw Li4zZTNiMzZhZDM2MmEKLS0tIC9kZXYvbnVsbAorKysgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2 cS1za292LXJldmMtbHQ2LmR0cwpAQCAtMCwwICsxLDEyOCBAQAorLy8gU1BEWC1MaWNlbnNlLUlk ZW50aWZpZXI6IChHUEwtMi4wIE9SIE1JVCkKKy8vCisvLyBDb3B5cmlnaHQgKEMpIDIwMjAgUGVu Z3V0cm9uaXgsIFVscmljaCBPZWxtYW5uIDxrZXJuZWxAcGVuZ3V0cm9uaXguZGU+CisKKy9kdHMt djEvOworI2luY2x1ZGUgImlteDZxLmR0c2kiCisjaW5jbHVkZSAiaW14NnFkbC1za292LWNwdS5k dHNpIgorI2luY2x1ZGUgImlteDZxZGwtc2tvdi1jcHUtcmV2Yy5kdHNpIgorCisvIHsKKwltb2Rl bCA9ICJTS09WIElNWDYgQ1BVIFF1YWRDb3JlIjsKKwljb21wYXRpYmxlID0gInNrb3YsaW14NnEt c2tvdi1yZXZjLWx0NiIsICJmc2wsaW14NnEiOworCisJYmFja2xpZ2h0OiBiYWNrbGlnaHQgewor CQljb21wYXRpYmxlID0gInB3bS1iYWNrbGlnaHQiOworCQlwaW5jdHJsLW5hbWVzID0gImRlZmF1 bHQiOworCQlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfYmFja2xpZ2h0PjsKKwkJZW5hYmxlLWdwaW9z ID0gPCZncGlvNiAyMyBHUElPX0FDVElWRV9MT1c+OworCQlwd21zID0gPCZwd20yIDAgMjAwMDAg MD47CisJCWJyaWdodG5lc3MtbGV2ZWxzID0gPDAgMjU1PjsKKwkJbnVtLWludGVycG9sYXRlZC1z dGVwcyA9IDwxNz47CisJCWRlZmF1bHQtYnJpZ2h0bmVzcy1sZXZlbCA9IDw4PjsKKwkJcG93ZXIt c3VwcGx5ID0gPCZyZWdfMjR2MD47CisJfTsKKworCWRpc3BsYXkgeworCQkjYWRkcmVzcy1jZWxs cyA9IDwxPjsKKwkJI3NpemUtY2VsbHMgPSA8MD47CisKKwkJY29tcGF0aWJsZSA9ICJmc2wsaW14 LXBhcmFsbGVsLWRpc3BsYXkiOworCQlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCQlwaW5j dHJsLTAgPSA8JnBpbmN0cmxfaXB1MT47CisKKwkJcG9ydEAwIHsKKwkJCXJlZyA9IDwwPjsKKwor CQkJZGlzcGxheTBfaW46IGVuZHBvaW50IHsKKwkJCQlyZW1vdGUtZW5kcG9pbnQgPSA8JmlwdTFf ZGkwX2Rpc3AwPjsKKwkJCX07CisJCX07CisKKwkJcG9ydEAxIHsKKwkJCXJlZyA9IDwxPjsKKwor CQkJZGlzcGxheTBfb3V0OiBlbmRwb2ludCB7CisJCQkJcmVtb3RlLWVuZHBvaW50ID0gPCZwYW5l bF9pbj47CisJCQl9OworCQl9OworCX07CisKKwlwYW5lbCB7CisJCWNvbXBhdGlibGUgPSAibG9n aWN0ZWNobm8sbHR0ZDgwMDQ4MDA3MC1sNndoLXJ0IjsKKwkJYmFja2xpZ2h0ID0gPCZiYWNrbGln aHQ+OworCQlwb3dlci1zdXBwbHkgPSA8JnJlZ18zdjM+OworCisJCXBvcnQgeworCQkJcGFuZWxf aW46IGVuZHBvaW50IHsKKwkJCQlyZW1vdGUtZW5kcG9pbnQgPSA8JmRpc3BsYXkwX291dD47CisJ CQl9OworCQl9OworCX07Cit9OworCismaGRtaSB7CisJZGRjLWkyYy1idXMgPSA8JmkyYzI+Owor CXN0YXR1cyA9ICJva2F5IjsKK307CisKKyZpMmMyIHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1 bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3RybF9pMmMyPjsKKwljbG9jay1mcmVxdWVuY3kgPSA8 MTAwMDAwPjsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismaXB1MV9kaTBfZGlzcDAgeworCXJl bW90ZS1lbmRwb2ludCA9IDwmZGlzcGxheTBfaW4+OworfTsKKworJmlvbXV4YyB7CisJcGluY3Ry bF9iYWNrbGlnaHQ6IGJhY2tsaWdodGdycCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BB RF9SR01JSV9URDNfX0dQSU82X0lPMjMJCTB4NTgKKwkJPjsKKwl9OworCisJcGluY3RybF9pMmMy OiBpMmMyZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQkvKiBpbnRlcm5hbCAyMiBrIHB1bGwgdXAg cmVxdWlyZWQgKi8KKwkJCU1YNlFETF9QQURfS0VZX0NPTDNfX0kyQzJfU0NMCQkweDQwMDFGODc4 CisJCQkvKiBpbnRlcm5hbCAyMiBrIHB1bGwgdXAgcmVxdWlyZWQgKi8KKwkJCU1YNlFETF9QQURf S0VZX1JPVzNfX0kyQzJfU0RBCQkweDQwMDFGODc4CisJCT47CisJfTsKKworCXBpbmN0cmxfaXB1 MTogaXB1MWdycCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BBRF9ESTBfRElTUF9DTEtf X0lQVTFfREkwX0RJU1BfQ0xLCTB4MTAKKwkJCU1YNlFETF9QQURfREkwX1BJTjE1X19JUFUxX0RJ MF9QSU4xNQkJMHgxMAorCQkJTVg2UURMX1BBRF9ESTBfUElOMl9fSVBVMV9ESTBfUElOMDIJCTB4 MTAKKwkJCU1YNlFETF9QQURfREkwX1BJTjNfX0lQVTFfREkwX1BJTjAzCQkweDEwCisJCQlNWDZR RExfUEFEX0RJU1AwX0RBVDBfX0lQVTFfRElTUDBfREFUQTAwCTB4MTAKKwkJCU1YNlFETF9QQURf RElTUDBfREFUMV9fSVBVMV9ESVNQMF9EQVRBMDEJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9E QVQyX19JUFUxX0RJU1AwX0RBVEEwMgkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDNfX0lQ VTFfRElTUDBfREFUQTAzCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUNF9fSVBVMV9ESVNQ MF9EQVRBMDQJMHgxMAorCQkJTVg2UURMX1BBRF9ESVNQMF9EQVQ1X19JUFUxX0RJU1AwX0RBVEEw NQkweDEwCisJCQlNWDZRRExfUEFEX0RJU1AwX0RBVDZfX0lQVTFfRElTUDBfREFUQTA2CTB4MTAK KwkJCU1YNlFETF9QQURfRElTUDBfREFUN19fSVBVMV9ESVNQMF9EQVRBMDcJMHgxMAorCQkJTVg2 UURMX1BBRF9ESVNQMF9EQVQ4X19JUFUxX0RJU1AwX0RBVEEwOAkweDEwCisJCQlNWDZRRExfUEFE X0RJU1AwX0RBVDlfX0lQVTFfRElTUDBfREFUQTA5CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBf REFUMTBfX0lQVTFfRElTUDBfREFUQTEwCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTFf X0lQVTFfRElTUDBfREFUQTExCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTJfX0lQVTFf RElTUDBfREFUQTEyCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTNfX0lQVTFfRElTUDBf REFUQTEzCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTRfX0lQVTFfRElTUDBfREFUQTE0 CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMTVfX0lQVTFfRElTUDBfREFUQTE1CTB4MTAK KwkJCU1YNlFETF9QQURfRElTUDBfREFUMTZfX0lQVTFfRElTUDBfREFUQTE2CTB4MTAKKwkJCU1Y NlFETF9QQURfRElTUDBfREFUMTdfX0lQVTFfRElTUDBfREFUQTE3CTB4MTAKKwkJCU1YNlFETF9Q QURfRElTUDBfREFUMThfX0lQVTFfRElTUDBfREFUQTE4CTB4MTAKKwkJCU1YNlFETF9QQURfRElT UDBfREFUMTlfX0lQVTFfRElTUDBfREFUQTE5CTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFU MjBfX0lQVTFfRElTUDBfREFUQTIwCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMjFfX0lQ VTFfRElTUDBfREFUQTIxCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMjJfX0lQVTFfRElT UDBfREFUQTIyCTB4MTAKKwkJCU1YNlFETF9QQURfRElTUDBfREFUMjNfX0lQVTFfRElTUDBfREFU QTIzCTB4MTAKKwkJPjsKKwl9OworfTsKZGlmZiAtLWdpdCBhL2FyY2gvYXJtL2Jvb3QvZHRzL2lt eDZxLXNrb3YtcmV2ZS1taTEwMTBhaXQtMWNwMS5kdHMgYi9hcmNoL2FybS9ib290L2R0cy9pbXg2 cS1za292LXJldmUtbWkxMDEwYWl0LTFjcDEuZHRzCm5ldyBmaWxlIG1vZGUgMTAwNjQ0CmluZGV4 IDAwMDAwMDAwMDAwMC4uN2YxZjE5Yjc0YmZhCi0tLSAvZGV2L251bGwKKysrIGIvYXJjaC9hcm0v Ym9vdC9kdHMvaW14NnEtc2tvdi1yZXZlLW1pMTAxMGFpdC0xY3AxLmR0cwpAQCAtMCwwICsxLDEy NyBAQAorLy8gU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IChHUEwtMi4wIE9SIE1JVCkKKy8vCisv LyBDb3B5cmlnaHQgKEMpIDIwMjAgUGVuZ3V0cm9uaXgsIFVscmljaCBPZWxtYW5uIDxrZXJuZWxA cGVuZ3V0cm9uaXguZGU+CisKKy9kdHMtdjEvOworI2luY2x1ZGUgImlteDZxLmR0c2kiCisjaW5j bHVkZSAiaW14NnFkbC1za292LWNwdS5kdHNpIgorCisvIHsKKwltb2RlbCA9ICJTS09WIElNWDYg Q1BVIFF1YWRDb3JlIjsKKwljb21wYXRpYmxlID0gInNrb3YsaW14NnEtc2tvdi1yZXZlLW1pMTAx MGFpdC0xY3AxIiwgImZzbCxpbXg2cSI7CisKKwliYWNrbGlnaHQ6IGJhY2tsaWdodCB7CisJCWNv bXBhdGlibGUgPSAicHdtLWJhY2tsaWdodCI7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7 CisJCXBpbmN0cmwtMCA9IDwmcGluY3RybF9iYWNrbGlnaHQ+OworCQllbmFibGUtZ3Bpb3MgPSA8 JmdwaW82IDIzIEdQSU9fQUNUSVZFX0xPVz47CisJCXB3bXMgPSA8JnB3bTIgMCAyMDAwMCAwPjsK KwkJYnJpZ2h0bmVzcy1sZXZlbHMgPSA8MCAyNTU+OworCQludW0taW50ZXJwb2xhdGVkLXN0ZXBz ID0gPDE3PjsKKwkJZGVmYXVsdC1icmlnaHRuZXNzLWxldmVsID0gPDg+OworCQlwb3dlci1zdXBw bHkgPSA8JnJlZ18yNHYwPjsKKwl9OworCisJcGFuZWwgeworCQljb21wYXRpYmxlID0gIm11bHRp LWlubm8sbWkxMDEwYWl0LTFjcCI7CisJCWJhY2tsaWdodCA9IDwmYmFja2xpZ2h0PjsKKwkJcG93 ZXItc3VwcGx5ID0gPCZyZWdfM3YzPjsKKworCQlwb3J0IHsKKwkJCXBhbmVsX2luOiBlbmRwb2lu dCB7CisJCQkJcmVtb3RlLWVuZHBvaW50ID0gPCZsdmRzMF9vdXQ+OworCQkJfTsKKwkJfTsKKwl9 OworfTsKKworJmNsa3MgeworCWFzc2lnbmVkLWNsb2NrcyA9IDwmY2xrcyBJTVg2UURMX0NMS19M REJfREkwX1NFTD4sCisJCQkgIDwmY2xrcyBJTVg2UURMX0NMS19MREJfREkxX1NFTD47CisJYXNz aWduZWQtY2xvY2stcGFyZW50cyA9IDwmY2xrcyBJTVg2UURMX0NMS19QTEw1X1ZJREVPX0RJVj4s CisJCQkJIDwmY2xrcyBJTVg2UURMX0NMS19QTEw1X1ZJREVPX0RJVj47Cit9OworCismaGRtaSB7 CisJZGRjLWkyYy1idXMgPSA8JmkyYzI+OworCXN0YXR1cyA9ICJva2F5IjsKK307CisKKyZpMmMx IHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3RybF9p MmMxPjsKKwljbG9jay1mcmVxdWVuY3kgPSA8MTAwMDAwPjsKKwlzdGF0dXMgPSAib2theSI7CisK Kwl0b3VjaHNjcmVlbkAzOCB7CisJCWNvbXBhdGlibGUgPSAiZWR0LGVkdC1mdDU0MDYiOworCQly ZWcgPSA8MHgzOD47CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJCXBpbmN0cmwtMCA9 IDwmcGluY3RybF90b3VjaHNjcmVlbj47CisJCWludGVycnVwdC1wYXJlbnQgPSA8JmdwaW8zPjsK KwkJaW50ZXJydXB0cyA9IDwxOSBJUlFfVFlQRV9FREdFX0ZBTExJTkc+OworCQlyZXNldC1ncGlv cyA9IDwmZ3BpbzMgMjMgR1BJT19BQ1RJVkVfTE9XPjsKKwkJdG91Y2hzY3JlZW4tc2l6ZS14ID0g PDEyODA+OworCQl0b3VjaHNjcmVlbi1zaXplLXkgPSA8ODAwPjsKKwkJd2FrZXVwLXNvdXJjZTsK Kwl9OworfTsKKworJmkyYzIgeworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGluY3Ry bC0wID0gPCZwaW5jdHJsX2kyYzI+OworCWNsb2NrLWZyZXF1ZW5jeSA9IDwxMDAwMDA+OworCXN0 YXR1cyA9ICJva2F5IjsKK307CisKKyZsZGIgeworCXN0YXR1cyA9ICJva2F5IjsKKworCWx2ZHMt Y2hhbm5lbEAwIHsKKwkJc3RhdHVzID0gIm9rYXkiOworCisJCXBvcnRANCB7CisJCQlyZWcgPSA8 ND47CisKKwkJCWx2ZHMwX291dDogZW5kcG9pbnQgeworCQkJCXJlbW90ZS1lbmRwb2ludCA9IDwm cGFuZWxfaW4+OworCQkJfTsKKwkJfTsKKwl9OworfTsKKworJmlvbXV4YyB7CisJcGluY3RybF9i YWNrbGlnaHQ6IGJhY2tsaWdodGdycCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BBRF9S R01JSV9URDNfX0dQSU82X0lPMjMJCTB4NTgKKwkJPjsKKwl9OworCisJcGluY3RybF9pMmMxOiBp MmMxZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQkvKiBleHRlcm5hbCAxIGsgcHVsbCB1cCAqLwor CQkJTVg2UURMX1BBRF9FSU1fRDIxX19JMkMxX1NDTAkJMHg0MDAxMDg3OAorCQkJLyogZXh0ZXJu YWwgMSBrIHB1bGwgdXAgKi8KKwkJCU1YNlFETF9QQURfRUlNX0QyOF9fSTJDMV9TREEJCTB4NDAw MTA4NzgKKwkJPjsKKwl9OworCisJcGluY3RybF9pMmMyOiBpMmMyZ3JwIHsKKwkJZnNsLHBpbnMg PSA8CisJCQkvKiBpbnRlcm5hbCAyMiBrIHB1bGwgdXAgcmVxdWlyZWQgKi8KKwkJCU1YNlFETF9Q QURfS0VZX0NPTDNfX0kyQzJfU0NMCQkweDQwMDFGODc4CisJCQkvKiBpbnRlcm5hbCAyMiBrIHB1 bGwgdXAgcmVxdWlyZWQgKi8KKwkJCU1YNlFETF9QQURfS0VZX1JPVzNfX0kyQzJfU0RBCQkweDQw MDFGODc4CisJCT47CisJfTsKKworCXBpbmN0cmxfdG91Y2hzY3JlZW46IHRvdWNoc2NyZWVuZ3Jw IHsKKwkJZnNsLHBpbnMgPSA8CisJCQkvKiBleHRlcm5hbCAxMCBrIHB1bGwgdXAgKi8KKwkJCS8q IENUUF9JTlQgKi8KKwkJCU1YNlFETF9QQURfRUlNX0QxOV9fR1BJTzNfSU8xOQkJMHgxYjBiMAor CQkJLyogQ1RQX1JTVCAqLworCQkJTVg2UURMX1BBRF9FSU1fRDIzX19HUElPM19JTzIzCQkweDFi MGIwCisJCT47CisJfTsKK307CmRpZmYgLS1naXQgYS9hcmNoL2FybS9ib290L2R0cy9pbXg2cWRs LXNrb3YtY3B1LXJldmMuZHRzaSBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lteDZxZGwtc2tvdi1jcHUt cmV2Yy5kdHNpCm5ldyBmaWxlIG1vZGUgMTAwNjQ0CmluZGV4IDAwMDAwMDAwMDAwMC4uNjlhZTQz MGE1M2JkCi0tLSAvZGV2L251bGwKKysrIGIvYXJjaC9hcm0vYm9vdC9kdHMvaW14NnFkbC1za292 LWNwdS1yZXZjLmR0c2kKQEAgLTAsMCArMSw1NCBAQAorLy8gU1BEWC1MaWNlbnNlLUlkZW50aWZp ZXI6IChHUEwtMi4wIE9SIE1JVCkKKy8vCisvLyBDb3B5cmlnaHQgKEMpIDIwMjAgUGVuZ3V0cm9u aXgsIFVscmljaCBPZWxtYW5uIDxrZXJuZWxAcGVuZ3V0cm9uaXguZGU+CisKKyZlY3NwaTQgewor CXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGluY3RybC0wID0gPCZwaW5jdHJsX2Vjc3Bp ND47CisJY3MtZ3Bpb3MgPSA8JmdwaW8zIDIwIEdQSU9fQUNUSVZFX0xPVz47CisJc3RhdHVzID0g Im9rYXkiOworCisJdG91Y2hzY3JlZW5AMCB7CisJCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7 CisJCXBpbmN0cmwtMCA9IDwmcGluY3RybF90b3VjaD47CisJCWNvbXBhdGlibGUgPSAidGksdHNj MjA0NiI7CisJCXJlZyA9IDwwPjsKKwkJc3BpLW1heC1mcmVxdWVuY3kgPSA8MTAwMDAwMD47CisJ CWludGVycnVwdHMtZXh0ZW5kZWQgPSA8JmdwaW8zIDE5IElSUV9UWVBFX0xFVkVMX0xPVz47CisJ CXZjYy1zdXBwbHkgID0gPCZyZWdfM3YzPjsKKwkJcGVuZG93bi1ncGlvID0gPCZncGlvMyAxOSBH UElPX0FDVElWRV9MT1c+OworCQl0aSx4LXBsYXRlLW9obXMgPSAvYml0cy8gMTYgPDg1MD47CisJ CXRpLHktcGxhdGUtb2htcyA9IC9iaXRzLyAxNiA8Mjk1PjsKKwkJdGkscHJlc3N1cmUtbWluID0g L2JpdHMvIDE2IDwyPjsKKwkJdGkscHJlc3N1cmUtbWF4ID0gL2JpdHMvIDE2IDwxNTAwPjsKKwkJ dGksdnJlZi1tdgk9IC9iaXRzLyAxNiA8MzMwMD47CisJCXRpLHNldHRsZS1kZWxheS11c2VjID0g L2JpdHMvIDE2IDwxNT47CisJCXRpLHZyZWYtZGVsYXktdXNlY3MgPSAvYml0cy8gMTYgPDA+Owor CQl0aSxwZW5pcnEtcmVjaGVjay1kZWxheS11c2VjcyA9IC9iaXRzLyAxNiA8MTAwPjsKKwkJdGks ZGVib3VuY2UtbWF4ID0gL2JpdHMvIDE2IDwxMDA+OworCQl0aSxkZWJvdW5jZS10b2wgPSAvYml0 cy8gMTYgPCh+MCk+OworCQl0aSxkZWJvdW5jZS1yZXAgPSAvYml0cy8gMTYgPDQ+OworCQl0b3Vj aHNjcmVlbi1zd2FwcGVkLXgteTsKKwkJdG91Y2hzY3JlZW4taW52ZXJ0ZWQteTsKKwkJd2FrZXVw LXNvdXJjZTsKKwl9OworfTsKKworJmlvbXV4YyB7CisJcGluY3RybF9lY3NwaTQ6IGVjc3BpNGdy cCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BBRF9FSU1fRDI4X19FQ1NQSTRfTU9TSQkJ CTB4MTAwYjEKKwkJCU1YNlFETF9QQURfRUlNX0QyMl9fRUNTUEk0X01JU08JCQkweDAwMGIxCisJ CQlNWDZRRExfUEFEX0VJTV9EMjFfX0VDU1BJNF9TQ0xLCQkJMHgwMDBiMQorCQkJLyogKm5vKiBl eHRlcm5hbCBwdWxsIHVwICovCisJCQlNWDZRRExfUEFEX0VJTV9EMjBfX0dQSU8zX0lPMjAJCTB4 NDAwMDAwNTgKKwkJPjsKKwl9OworCisJcGluY3RybF90b3VjaDogdG91Y2hncnAgeworCQlmc2ws cGlucyA9IDwKKwkJCS8qIGV4dGVybmFsIHB1bGwgdXAgKi8KKwkJCU1YNlFETF9QQURfRUlNX0Qx OV9fR1BJTzNfSU8xOQkJCTB4MTAwNDAKKwkJPjsKKwl9OworfTsKZGlmZiAtLWdpdCBhL2FyY2gv YXJtL2Jvb3QvZHRzL2lteDZxZGwtc2tvdi1jcHUuZHRzaSBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lt eDZxZGwtc2tvdi1jcHUuZHRzaQpuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAw MDAuLjc3YTkxYTk3ZTZjZgotLS0gL2Rldi9udWxsCisrKyBiL2FyY2gvYXJtL2Jvb3QvZHRzL2lt eDZxZGwtc2tvdi1jcHUuZHRzaQpAQCAtMCwwICsxLDQ3NyBAQAorLy8gU1BEWC1MaWNlbnNlLUlk ZW50aWZpZXI6IChHUEwtMi4wIE9SIE1JVCkKKy8vCisvLyBDb3B5cmlnaHQgKEMpIDIwMjAgUGVu Z3V0cm9uaXgsIFVscmljaCBPZWxtYW5uIDxrZXJuZWxAcGVuZ3V0cm9uaXguZGU+CisKKyNpbmNs dWRlIDxkdC1iaW5kaW5ncy9ncGlvL2dwaW8uaD4KKyNpbmNsdWRlIDxkdC1iaW5kaW5ncy9sZWRz L2NvbW1vbi5oPgorCisvIHsKKwljaG9zZW4geworCQlzdGRvdXQtcGF0aCA9ICZ1YXJ0MjsKKwl9 OworCisJYWxpYXNlcyB7CisJCWNhbjAgPSAmY2FuMTsKKwkJY2FuMSA9ICZjYW4yOworCQltZGlv LWdwaW8wID0gJm1kaW87CisJCW5hbmQgPSAmZ3BtaTsKKwkJcnRjMCA9ICZpMmNfcnRjOworCQly dGMxID0gJnNudnM7CisJCXVzYjAgPSAmdXNiaDE7CisJCXVzYjEgPSAmdXNib3RnOworCX07CisK KwlpaW8taHdtb24geworCQljb21wYXRpYmxlID0gImlpby1od21vbiI7CisJCWlvLWNoYW5uZWxz ID0gPCZhZGMgMD4sIC8qIDI0ViAqLworCQkgICAgICAgICAgICAgIDwmYWRjIDE+OyAvKiB0ZW1w ZXJhdHVyZSAqLworCX07CisKKwlsZWRzIHsKKwkJY29tcGF0aWJsZSA9ICJncGlvLWxlZHMiOwor CisJCWxlZC0wIHsKKwkJCWxhYmVsID0gIkQxIjsKKwkJCWdwaW9zID0gPCZncGlvMSAyIEdQSU9f QUNUSVZFX0hJR0g+OworCQkJZnVuY3Rpb24gPSBMRURfRlVOQ1RJT05fU1RBVFVTOworCQkJZGVm YXVsdC1zdGF0ZSA9ICJvbiI7CisJCQlsaW51eCxkZWZhdWx0LXRyaWdnZXIgPSAiaGVhcnRiZWF0 IjsKKwkJfTsKKworCQlsZWQtMSB7CisJCQlsYWJlbCA9ICJEMiI7CisJCQlncGlvcyA9IDwmZ3Bp bzEgMCBHUElPX0FDVElWRV9ISUdIPjsKKwkJCWRlZmF1bHQtc3RhdGUgPSAib2ZmIjsKKwkJfTsK KworCQlsZWQtMiB7CisJCQlsYWJlbCA9ICJEMyI7CisJCQlncGlvcyA9IDwmZ3BpbzEgNCBHUElP X0FDVElWRV9ISUdIPjsKKwkJCWRlZmF1bHQtc3RhdGUgPSAib24iOworCQl9OworCX07CisKKwlt ZGlvOiBtZGlvIHsKKwkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsbWRpby1zbWkwIjsKKwkJcGlu Y3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwkJcGluY3RybC0wID0gPCZwaW5jdHJsX21kaW8+Owor CQkjYWRkcmVzcy1jZWxscyA9IDwxPjsKKwkJI3NpemUtY2VsbHMgPSA8MD47CisJCWdwaW9zID0g PCZncGlvMSAzMSBHUElPX0FDVElWRV9ISUdIPiwKKwkJCTwmZ3BpbzEgMjIgR1BJT19BQ1RJVkVf SElHSD47CisKKwkJc3dpdGNoQDAgeworCQkJY29tcGF0aWJsZSA9ICJtaWNyb2NoaXAsa3N6ODg3 MyI7CisJCQlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCQkJcGluY3RybC0wID0gPCZwaW5j dHJsX3N3aXRjaD47CisJCQlpbnRlcnJ1cHQtcGFyZW50ID0gPCZncGlvMz47CisJCQlpbnRlcnJ1 cHQgPSA8MzAgSVJRX1RZUEVfTEVWRUxfSElHSD47CisJCQlyZXNldC1ncGlvcyA9IDwmZ3BpbzEg NSBHUElPX0FDVElWRV9MT1c+OworCQkJcmVnID0gPDA+OworCisJCQlwb3J0cyB7CisJCQkJI2Fk ZHJlc3MtY2VsbHMgPSA8MT47CisJCQkJI3NpemUtY2VsbHMgPSA8MD47CisKKwkJCQlwb3J0c0Aw IHsKKwkJCQkJcmVnID0gPDA+OworCQkJCQlwaHktbW9kZSA9ICJpbnRlcm5hbCI7CisJCQkJCWxh YmVsID0gImxhbjEiOworCQkJCX07CisKKwkJCQlwb3J0c0AxIHsKKwkJCQkJcmVnID0gPDE+Owor CQkJCQlwaHktbW9kZSA9ICJpbnRlcm5hbCI7CisJCQkJCWxhYmVsID0gImxhbjIiOworCQkJCX07 CisKKwkJCQlwb3J0c0AyIHsKKwkJCQkJcmVnID0gPDI+OworCQkJCQlsYWJlbCA9ICJjcHUiOwor CQkJCQlldGhlcm5ldCA9IDwmZmVjPjsKKwkJCQkJcGh5LW1vZGUgPSAicm1paSI7CisKKwkJCQkJ Zml4ZWQtbGluayB7CisJCQkJCQlzcGVlZCA9IDwxMDA+OworCQkJCQkJZnVsbC1kdXBsZXg7CisJ CQkJCX07CisJCQkJfTsKKwkJCX07CisJCX07CisKKwl9OworCisJY2xrNTBtX3BoeTogcGh5LWNs b2NrIHsKKwkJY29tcGF0aWJsZSA9ICJmaXhlZC1jbG9jayI7CisJCSNjbG9jay1jZWxscyA9IDww PjsKKwkJY2xvY2stZnJlcXVlbmN5ID0gPDUwMDAwMDAwPjsKKwl9OworCisJcmVnXzN2MzogcmVn dWxhdG9yLTN2MyB7CisJCWNvbXBhdGlibGUgPSAicmVndWxhdG9yLWZpeGVkIjsKKwkJdmluLXN1 cHBseSA9IDwmcmVnXzV2MD47CisJCXJlZ3VsYXRvci1uYW1lID0gIjN2MyI7CisJCXJlZ3VsYXRv ci1taW4tbWljcm92b2x0ID0gPDMzMDAwMDA+OworCQlyZWd1bGF0b3ItbWF4LW1pY3Jvdm9sdCA9 IDwzMzAwMDAwPjsKKwl9OworCisJcmVnXzV2MDogcmVndWxhdG9yLTV2MCB7CisJCWNvbXBhdGli bGUgPSAicmVndWxhdG9yLWZpeGVkIjsKKwkJcmVndWxhdG9yLW5hbWUgPSAiNXYwIjsKKwkJcmVn dWxhdG9yLW1pbi1taWNyb3ZvbHQgPSA8NTAwMDAwMD47CisJCXJlZ3VsYXRvci1tYXgtbWljcm92 b2x0ID0gPDUwMDAwMDA+OworCX07CisKKwlyZWdfMjR2MDogcmVndWxhdG9yLTI0djAgeworCQlj b21wYXRpYmxlID0gInJlZ3VsYXRvci1maXhlZCI7CisJCXJlZ3VsYXRvci1uYW1lID0gIjI0djAi OworCQlyZWd1bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDwyNDAwMDAwMD47CisJCXJlZ3VsYXRvci1t YXgtbWljcm92b2x0ID0gPDI0MDAwMDAwPjsKKwl9OworCisJcmVnX2NhbjFfc3RieTogcmVndWxh dG9yLWNhbjEtc3RieSB7CisJCWNvbXBhdGlibGUgPSAicmVndWxhdG9yLWZpeGVkIjsKKwkJcGlu Y3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwkJcGluY3RybC0wID0gPCZwaW5jdHJsX2NhbjFfc3Ri eT47CisJCXJlZ3VsYXRvci1uYW1lID0gImNhbjEtM3YzIjsKKwkJcmVndWxhdG9yLW1pbi1taWNy b3ZvbHQgPSA8MzMwMDAwMD47CisJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDMzMDAwMDA+ OworCQlncGlvID0gPCZncGlvMyAzMSBHUElPX0FDVElWRV9MT1c+OworCX07CisKKwlyZWdfY2Fu Ml9zdGJ5OiByZWd1bGF0b3ItY2FuMi1zdGJ5IHsKKwkJY29tcGF0aWJsZSA9ICJyZWd1bGF0b3It Zml4ZWQiOworCQlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCQlwaW5jdHJsLTAgPSA8JnBp bmN0cmxfY2FuMl9zdGJ5PjsKKwkJcmVndWxhdG9yLW5hbWUgPSAiY2FuMi0zdjMiOworCQlyZWd1 bGF0b3ItbWluLW1pY3Jvdm9sdCA9IDwzMzAwMDAwPjsKKwkJcmVndWxhdG9yLW1heC1taWNyb3Zv bHQgPSA8MzMwMDAwMD47CisJCWdwaW8gPSA8JmdwaW80IDExIEdQSU9fQUNUSVZFX0xPVz47CisJ fTsKKworCXJlZ192Y2NfbW1jOiByZWd1bGF0b3ItdmNjLW1tYyB7CisJCWNvbXBhdGlibGUgPSAi cmVndWxhdG9yLWZpeGVkIjsKKwkJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwkJcGluY3Ry bC0wID0gPCZwaW5jdHJsX3ZjY19tbWM+OworCQl2aW4tc3VwcGx5ID0gPCZyZWdfM3YzPjsKKwkJ cmVndWxhdG9yLW5hbWUgPSAibW1jX3ZjY19zdXBwbHkiOworCQlyZWd1bGF0b3ItbWluLW1pY3Jv dm9sdCA9IDwzMzAwMDAwPjsKKwkJcmVndWxhdG9yLW1heC1taWNyb3ZvbHQgPSA8MzMwMDAwMD47 CisJCXJlZ3VsYXRvci1hbHdheXMtb247CisJCXJlZ3VsYXRvci1ib290LW9uOworCQlncGlvID0g PCZncGlvNyA4IEdQSU9fQUNUSVZFX0hJR0g+OworCQllbmFibGUtYWN0aXZlLWhpZ2g7CisJCXN0 YXJ0dXAtZGVsYXktdXMgPSA8MTAwPjsKKwl9OworCisJcmVnX3ZjY19tbWNfaW86IHJlZ3VsYXRv ci12Y2MtbW1jLWlvIHsKKwkJY29tcGF0aWJsZSA9ICJyZWd1bGF0b3ItZ3BpbyI7CisJCXBpbmN0 cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJCXBpbmN0cmwtMCA9IDwmcGluY3RybF92Y2NfbW1jX2lv PjsKKwkJdmluLXN1cHBseSA9IDwmcmVnXzV2MD47CisJCXJlZ3VsYXRvci1uYW1lID0gIm1tY19p b19zdXBwbHkiOworCQlyZWd1bGF0b3ItdHlwZSA9ICJ2b2x0YWdlIjsKKwkJcmVndWxhdG9yLW1p bi1taWNyb3ZvbHQgPSA8MTgwMDAwMD47CisJCXJlZ3VsYXRvci1tYXgtbWljcm92b2x0ID0gPDMz MDAwMDA+OworCQlncGlvcyA9IDwmZ3BpbzcgMTMgR1BJT19BQ1RJVkVfSElHSD47CisJCWVuYWJs ZS1hY3RpdmUtaGlnaDsKKwkJc3RhdGVzID0gPDE4MDAwMDAgMHgxPiwgPDMzMDAwMDAgMHgwPjsK KwkJc3RhcnR1cC1kZWxheS11cyA9IDwxMDA+OworCX07Cit9OworCismY2FuMSB7CisJcGluY3Ry bC1uYW1lcyA9ICJkZWZhdWx0IjsKKwlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfY2FuMT47CisJeGNl aXZlci1zdXBwbHkgPSA8JnJlZ19jYW4xX3N0Ynk+OworCXN0YXR1cyA9ICJva2F5IjsKK307CisK KyZjYW4yIHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwtMCA9IDwmcGlu Y3RybF9jYW4yPjsKKwl4Y2VpdmVyLXN1cHBseSA9IDwmcmVnX2NhbjJfc3RieT47CisJc3RhdHVz ID0gIm9rYXkiOworfTsKKworJmVjc3BpMSB7CisJcGluY3RybC1uYW1lcyA9ICJkZWZhdWx0IjsK KwlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfZWNzcGkxPjsKKwljcy1ncGlvcyA9IDwmZ3BpbzMgMjQg R1BJT19BQ1RJVkVfTE9XPjsKKwlzdGF0dXMgPSAib2theSI7CisKKwlmbGFzaEAwIHsKKwkJY29t cGF0aWJsZSA9ICJqZWRlYyxzcGktbm9yIjsKKwkJc3BpLW1heC1mcmVxdWVuY3kgPSA8NTQwMDAw MDA+OworCQlyZWcgPSA8MD47CisJfTsKK307CisKKyZlY3NwaTIgeworCXBpbmN0cmwtbmFtZXMg PSAiZGVmYXVsdCI7CisJcGluY3RybC0wID0gPCZwaW5jdHJsX2Vjc3BpMj47CisJY3MtZ3Bpb3Mg PSA8JmdwaW8yIDI2IEdQSU9fQUNUSVZFX0xPVz47CisJc3RhdHVzID0gIm9rYXkiOworCisJYWRj OiBhZGNAMCB7CisJCWNvbXBhdGlibGUgPSAibWljcm9jaGlwLG1jcDMwMDIiOworCQlyZWcgPSA8 MD47CisJCXZyZWYtc3VwcGx5ID0gPCZyZWdfM3YzPjsKKwkJc3BpLW1heC1mcmVxdWVuY3kgPSA8 MTAwMDAwMD47CisJCSNpby1jaGFubmVsLWNlbGxzID0gPDE+OworCX07Cit9OworCismZmVjIHsK KwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3RybF9lbmV0 PjsKKwljbG9ja3MgPSA8JmNsa3MgSU1YNlFETF9DTEtfRU5FVD4sCisJCSA8JmNsa3MgSU1YNlFE TF9DTEtfRU5FVD4sCisJCSA8JmNsazUwbV9waHk+OworCWNsb2NrLW5hbWVzID0gImlwZyIsICJh aGIiLCAicHRwIjsKKwlwaHktbW9kZSA9ICJybWlpIjsKKwlwaHktc3VwcGx5ID0gPCZyZWdfM3Yz PjsKKwlzdGF0dXMgPSAib2theSI7CisKKwlmaXhlZC1saW5rIHsKKwkJc3BlZWQgPSA8MTAwPjsK KwkJZnVsbC1kdXBsZXg7CisJfTsKK307CisKKyZncG1pIHsKKwlwaW5jdHJsLW5hbWVzID0gImRl ZmF1bHQiOworCXBpbmN0cmwtMCA9IDwmcGluY3RybF9ncG1pX25hbmQ+OworCW5hbmQtb24tZmxh c2gtYmJ0OworCSNhZGRyZXNzLWNlbGxzID0gPDE+OworCSNzaXplLWNlbGxzID0gPDA+OworCXN0 YXR1cyA9ICJva2F5IjsKK307CisKKyZpMmMzIHsKKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQi OworCXBpbmN0cmwtMCA9IDwmcGluY3RybF9pMmMzPjsKKwljbG9jay1mcmVxdWVuY3kgPSA8NDAw MDAwPjsKKwlzdGF0dXMgPSAib2theSI7CisKKwlpMmNfcnRjOiBydGNANTEgeworCQljb21wYXRp YmxlID0gIm54cCxwY2Y4NTA2MyI7CisJCXJlZyA9IDwweDUxPjsKKwkJcXVhcnR6LWxvYWQtZmVt dG9mYXJhZHMgPSA8MTI1MDA+OworCX07Cit9OworCismcHdtMiB7CisJcGluY3RybC1uYW1lcyA9 ICJkZWZhdWx0IjsKKwlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfcHdtMj47CisJI3B3bS1jZWxscyA9 IDwyPjsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismcHdtMyB7CisJLyogdXNlZCBmb3IgTENE IGNvbnRyYXN0IGNvbnRyb2wgKi8KKwlwaW5jdHJsLW5hbWVzID0gImRlZmF1bHQiOworCXBpbmN0 cmwtMCA9IDwmcGluY3RybF9wd20zPjsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismdWFydDIg eworCXBpbmN0cmwtbmFtZXMgPSAiZGVmYXVsdCI7CisJcGluY3RybC0wID0gPCZwaW5jdHJsX3Vh cnQyPjsKKwlzdGF0dXMgPSAib2theSI7Cit9OworCismdXNiaDEgeworCXZidXMtc3VwcGx5ID0g PCZyZWdfNXYwPjsKKwlkaXNhYmxlLW92ZXItY3VycmVudDsKKwlzdGF0dXMgPSAib2theSI7Cit9 OworCisvKiBubyB1c2JoMiAqLworJnVzYnBoeW5vcDEgeworCXN0YXR1cyA9ICJkaXNhYmxlZCI7 Cit9OworCisvKiBubyB1c2JoMyAqLworJnVzYnBoeW5vcDIgeworCXN0YXR1cyA9ICJkaXNhYmxl ZCI7Cit9OworCismdXNib3RnIHsKKwl2YnVzLXN1cHBseSA9IDwmcmVnXzV2MD47CisJZGlzYWJs ZS1vdmVyLWN1cnJlbnQ7CisJc3RhdHVzID0gIm9rYXkiOworfTsKKworJnVzZGhjMyB7CisJcGlu Y3RybC1uYW1lcyA9ICJkZWZhdWx0IjsKKwlwaW5jdHJsLTAgPSA8JnBpbmN0cmxfdXNkaGMzPjsK Kwl3cC1ncGlvcyA9IDwmZ3BpbzcgMSBHUElPX0FDVElWRV9ISUdIPjsKKwljZC1ncGlvcyA9IDwm Z3BpbzcgMCBHUElPX0FDVElWRV9MT1c+OworCWNhcC1wb3dlci1vZmYtY2FyZDsKKwlmdWxsLXB3 ci1jeWNsZTsKKwlidXMtd2lkdGggPSA8ND47CisJbWF4LWZyZXF1ZW5jeSA9IDw1MDAwMDAwMD47 CisJY2FwLXNkLWhpZ2hzcGVlZDsKKwlzZC11aHMtc2RyMTI7CisJc2QtdWhzLXNkcjI1OworCXNk LXVocy1zZHI1MDsKKwlzZC11aHMtZGRyNTA7CisJbW1jLWRkci0xXzh2OworCXZtbWMtc3VwcGx5 ID0gPCZyZWdfdmNjX21tYz47CisJdnFtbWMtc3VwcGx5ID0gPCZyZWdfdmNjX21tY19pbz47CisJ c3RhdHVzID0gIm9rYXkiOworfTsKKworJmlvbXV4YyB7CisJcGluY3RybF9jYW4xOiBjYW4xZ3Jw IHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX0dQSU9fN19fRkxFWENBTjFfVFgJCQkw eDMwMDgKKwkJCU1YNlFETF9QQURfR1BJT184X19GTEVYQ0FOMV9SWAkJCTB4MWIwMDAKKwkJPjsK Kwl9OworCisJcGluY3RybF9jYW4xX3N0Ynk6IGNhbjFzdGJ5Z3JwIHsKKwkJZnNsLHBpbnMgPSA8 CisJCQlNWDZRRExfUEFEX0VJTV9EMzFfX0dQSU8zX0lPMzEJCQkweDEzMDA4CisJCT47CisJfTsK KworCXBpbmN0cmxfY2FuMjogY2FuMmdycCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BB RF9LRVlfQ09MNF9fRkxFWENBTjJfVFgJCTB4MzAwOAorCQkJTVg2UURMX1BBRF9LRVlfUk9XNF9f RkxFWENBTjJfUlgJCTB4MWIwMDAKKwkJPjsKKwl9OworCisJcGluY3RybF9jYW4yX3N0Ynk6IGNh bjJzdGJ5Z3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX0tFWV9ST1cyX19HUElP NF9JTzExCQkJMHgxMzAwOAorCQk+OworCX07CisKKwlwaW5jdHJsX2Vjc3BpMTogZWNzcGkxZ3Jw IHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX0VJTV9EMTdfX0VDU1BJMV9NSVNPCQkJ MHgxMDBiMQorCQkJTVg2UURMX1BBRF9FSU1fRDE4X19FQ1NQSTFfTU9TSQkJCTB4YjEKKwkJCU1Y NlFETF9QQURfRUlNX0QxNl9fRUNTUEkxX1NDTEsJCQkweGIxCisJCQkvKiAqbm8qIGV4dGVybmFs IHB1bGwgdXAgKi8KKwkJCU1YNlFETF9QQURfRUlNX0QyNF9fR1BJTzNfSU8yNAkJCTB4NTgKKwkJ PjsKKwl9OworCisJcGluY3RybF9lY3NwaTI6IGVjc3BpMmdycCB7CisJCWZzbCxwaW5zID0gPAor CQkJTVg2UURMX1BBRF9FSU1fT0VfX0VDU1BJMl9NSVNPCQkJMHgxMDBiMQorCQkJTVg2UURMX1BB RF9FSU1fQ1MxX19FQ1NQSTJfTU9TSQkJCTB4YjEKKwkJCU1YNlFETF9QQURfRUlNX0NTMF9fRUNT UEkyX1NDTEsJCQkweGIxCisJCQkvKiBleHRlcm5hbCBwdWxsIHVwICovCisJCQlNWDZRRExfUEFE X0VJTV9SV19fR1BJTzJfSU8yNgkJCTB4NTgKKwkJPjsKKwl9OworCisJcGluY3RybF9lbmV0OiBl bmV0Z3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQkvKiBSTUlJIDUwIE1IeiAqLworCQkJTVg2UURM X1BBRF9FTkVUX0NSU19EVl9fRU5FVF9SWF9FTgkJMHgxMDBmNQorCQkJTVg2UURMX1BBRF9FTkVU X1RYX0VOX19FTkVUX1RYX0VOCQkweDEwMGY1CisJCQlNWDZRRExfUEFEX0VORVRfUlhEMF9fRU5F VF9SWF9EQVRBMAkJMHgxMDBjMAorCQkJTVg2UURMX1BBRF9FTkVUX1JYRDFfX0VORVRfUlhfREFU QTEJCTB4MTAwYzAKKwkJCU1YNlFETF9QQURfRU5FVF9UWEQwX19FTkVUX1RYX0RBVEEwCQkweDEw MGY1CisJCQlNWDZRRExfUEFEX0VORVRfVFhEMV9fRU5FVF9UWF9EQVRBMQkJMHgxMDBmNQorCQkJ TVg2UURMX1BBRF9HUElPXzE2X19FTkVUX1JFRl9DTEsJCTB4MWIwYjAKKwkJCU1YNlFETF9QQURf R1BJT181X19HUElPMV9JTzA1CQkJMHg1OAorCQkJLyogR1BJTyBmb3IgImxpbmsgYWN0aXZlIiAq LworCQkJTVg2UURMX1BBRF9FTkVUX1JYX0VSX19HUElPMV9JTzI0CQkweDMwMzgKKwkJPjsKKwl9 OworCisJcGluY3RybF9ncG1pX25hbmQ6IGdwbWluYW5kZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJ CQlNWDZRRExfUEFEX05BTkRGX0NMRV9fTkFORF9DTEUJCQkweGIwYjEKKwkJCU1YNlFETF9QQURf TkFOREZfQUxFX19OQU5EX0FMRQkJCTB4YjBiMQorCQkJTVg2UURMX1BBRF9OQU5ERl9SQjBfX05B TkRfUkVBRFlfQgkJMHhiMDAwCisJCQlNWDZRRExfUEFEX05BTkRGX0NTMF9fTkFORF9DRTBfQgkJ MHhiMGIxCisJCQlNWDZRRExfUEFEX05BTkRGX0NTMV9fTkFORF9DRTFfQgkJMHhiMGIxCisJCQlN WDZRRExfUEFEX1NENF9DTURfX05BTkRfUkVfQgkJCTB4YjBiMQorCQkJTVg2UURMX1BBRF9TRDRf Q0xLX19OQU5EX1dFX0IJCQkweGIwYjEKKwkJCU1YNlFETF9QQURfTkFOREZfRDBfX05BTkRfREFU QTAwCQkweGIwYjEKKwkJCU1YNlFETF9QQURfTkFOREZfRDFfX05BTkRfREFUQTAxCQkweGIwYjEK KwkJCU1YNlFETF9QQURfTkFOREZfRDJfX05BTkRfREFUQTAyCQkweGIwYjEKKwkJCU1YNlFETF9Q QURfTkFOREZfRDNfX05BTkRfREFUQTAzCQkweGIwYjEKKwkJCU1YNlFETF9QQURfTkFOREZfRDRf X05BTkRfREFUQTA0CQkweGIwYjEKKwkJCU1YNlFETF9QQURfTkFOREZfRDVfX05BTkRfREFUQTA1 CQkweGIwYjEKKwkJCU1YNlFETF9QQURfTkFOREZfRDZfX05BTkRfREFUQTA2CQkweGIwYjEKKwkJ CU1YNlFETF9QQURfTkFOREZfRDdfX05BTkRfREFUQTA3CQkweGIwYjEKKwkJPjsKKwl9OworCisJ cGluY3RybF9pMmMzOiBpMmMzZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQkvKiBleHRlcm5hbCAx MCBrIHB1bGwgdXAgKi8KKwkJCU1YNlFETF9QQURfR1BJT18zX19JMkMzX1NDTAkJMHg0MDAxMDg3 OAorCQkJLyogZXh0ZXJuYWwgMTAgayBwdWxsIHVwICovCisJCQlNWDZRRExfUEFEX0dQSU9fNl9f STJDM19TREEJCTB4NDAwMTA4NzgKKwkJPjsKKwl9OworCisJcGluY3RybF9tZGlvOiBtZGlvZ3Jw IHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZRRExfUEFEX0VORVRfTURJT19fR1BJTzFfSU8yMgkJ MHgxMDBiMQorCQkJTVg2UURMX1BBRF9FTkVUX01EQ19fR1BJTzFfSU8zMQkJCTB4YjEKKwkJPjsK Kwl9OworCisJcGluY3RybF9wd20yOiBwd20yZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJCQlNWDZR RExfUEFEX0dQSU9fMV9fUFdNMl9PVVQJCQkweDU4CisJCT47CisJfTsKKworCXBpbmN0cmxfcHdt MzogcHdtM2dycCB7CisJCWZzbCxwaW5zID0gPAorCQkJTVg2UURMX1BBRF9TRDFfREFUMV9fUFdN M19PVVQJCQkweDU4CisJCT47CisJfTsKKworCXBpbmN0cmxfc3dpdGNoOiBzd2l0Y2hncnAgewor CQlmc2wscGlucyA9IDwKKwkJCU1YNlFETF9QQURfRUlNX0QzMF9fR1BJTzNfSU8zMAkJCTB4YjAK KwkJPjsKKwl9OworCisJcGluY3RybF91YXJ0MjogdWFydDJncnAgeworCQlmc2wscGlucyA9IDwK KwkJCU1YNlFETF9QQURfRUlNX0QyNl9fVUFSVDJfVFhfREFUQQkJMHgxYjBiMQorCQkJTVg2UURM X1BBRF9FSU1fRDI3X19VQVJUMl9SWF9EQVRBCQkweDFiMGIxCisJCT47CisJfTsKKworCXBpbmN0 cmxfdXNkaGMzOiB1c2RoYzNncnAgeworCQlmc2wscGlucyA9IDwKKwkJCS8qIFNvQyBpbnRlcm5h bCBwdWxsIHVwIHJlcXVpcmVkICovCisJCQlNWDZRRExfUEFEX1NEM19DTURfX1NEM19DTUQJCQkw eDE3MDU5CisJCQlNWDZRRExfUEFEX1NEM19DTEtfX1NEM19DTEsJCQkweDEwMDU5CisJCQlNWDZR RExfUEFEX1NEM19EQVQwX19TRDNfREFUQTAJCQkweDE3MDU5CisJCQlNWDZRRExfUEFEX1NEM19E QVQxX19TRDNfREFUQTEJCQkweDE3MDU5CisJCQlNWDZRRExfUEFEX1NEM19EQVQyX19TRDNfREFU QTIJCQkweDE3MDU5CisJCQlNWDZRRExfUEFEX1NEM19EQVQzX19TRDNfREFUQTMJCQkweDE3MDU5 CisJCQkvKiBTb0MgaW50ZXJuYWwgcHVsbCB1cCByZXF1aXJlZCAqLworCQkJTVg2UURMX1BBRF9T RDNfREFUNF9fR1BJTzdfSU8wMQkJCTB4MWIwNDAKKwkJCS8qIFNvQyBpbnRlcm5hbCBwdWxsIHVw IHJlcXVpcmVkICovCisJCQlNWDZRRExfUEFEX1NEM19EQVQ1X19HUElPN19JTzAwCQkJMHgxYjA0 MAorCQk+OworCX07CisKKwlwaW5jdHJsX3ZjY19tbWM6IHZjY21tY2dycCB7CisJCWZzbCxwaW5z ID0gPAorCQkJTVg2UURMX1BBRF9TRDNfUlNUX19HUElPN19JTzA4CQkJMHg1OAorCQk+OworCX07 CisKKwlwaW5jdHJsX3ZjY19tbWNfaW86IHZjY21tY2lvZ3JwIHsKKwkJZnNsLHBpbnMgPSA8CisJ CQlNWDZRRExfUEFEX0dQSU9fMThfX0dQSU83X0lPMTMJCQkweDU4CisJCT47CisJfTsKK307Ci0t IAoyLjMwLjIKCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f XwpsaW51eC1hcm0ta2VybmVsIG1haWxpbmcgbGlzdApsaW51eC1hcm0ta2VybmVsQGxpc3RzLmlu ZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9s aW51eC1hcm0ta2VybmVsCg==