From: Alexandre Torgue <alexandre.torgue@foss.st.com>
To: <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>,
Linus Walleij <linus.walleij@linaro.org>,
Catalin Marinas <catalin.marinas@arm.com>,
Will Deacon <will@kernel.org>, Arnd Bergmann <arnd@arndb.de>,
Olof Johansson <olof@lixom.net>, <soc@kernel.org>
Cc: <linux-arm-kernel@lists.infradead.org>,
<devicetree@vger.kernel.org>,
Alexandre Torgue <alexandre.torgue@foss.st.com>,
<linux-stm32@st-md-mailman.stormreply.com>,
<linux-kernel@vger.kernel.org>, <linux-gpio@vger.kernel.org>
Subject: [PATCH 00/11] Add STM32MP25 support
Date: Mon, 29 May 2023 18:01:19 +0200 [thread overview]
Message-ID: <20230529160130.18940-1-alexandre.torgue@foss.st.com> (raw)
I'm pleased to announce extension of the STM32 MPU family with the addition of
the STM32MP25 Armv8 based SoCs.
STM32MP25 family is composed of 4 SoCs defined as following:
-STM32MP251: common part composed of 1*Cortex-A35, common peripherals like
SDMMC, UART, SPI, I2C, PCIe, USB3, parallel and DSI display, 1*ETH ...
-STM32MP253: STM32MP251 + 1*Cortex-A35 (dual CPU), a second ETH, CAN-FD and
LVDS display.
-STM32MP255: STM32MP253 + GPU/AI and video encode/decode.
-STM32MP257: STM32MP255 + ETH TSN switch (2+1 ports).
A second diversity layer exists for security features/ A35 frequency:
-STM32MP25xY, "Y" gives information:
-Y = A means A35@1.2GHz + no cryp IP and no secure boot.
-Y = C means A35@1.2GHz + cryp IP and secure boot.
-Y = D means A35@1.5GHz + no cryp IP and no secure boot.
-Y = F means A35@1.5GHz + cryp IP and secure boot.
This series adds the STM32MP257F EV1 board support. This board embeds a
STM32MP257FAI SoC, with 4GB of DDR4, TSN switch (2+1 ports), 2*USB typeA,
1*USB2 typeC, SNOR OctoSPI, mini PCIe, STPMIC2 for power distribution ...
Thanks
Alex
Alexandre Torgue (10):
dt-bindings: pinctrl: stm32: support for stm32mp257 and additional
packages
pinctrl: stm32: add stm32mp257 pinctrl support
dt-bindings: stm32: add st,stm32mp25 compatibles to the stm32 family
arm64: introduce STM32 family on Armv8 architecture
arm64: dts: st: introduce stm32mp25 SoCs family
arm64: dts: st: introduce stm32mp25 pinctrl files
dt-bindings: stm32: document stm32mp257f-ev1 board
arm64: dts: st: add stm32mp257f-ev1 board support
arm64: defconfig: enable ARCH_STM32 and STM32 serial driver
MAINTAINERS: add entry for ARM/STM32 ARCHITECTURE
Patrick Delaunay (1):
dt-bindings: stm32: add st,stm32mp25-syscfg compatible for syscon
.../bindings/arm/stm32/st,stm32-syscon.yaml | 1 +
.../devicetree/bindings/arm/stm32/stm32.yaml | 12 +
.../bindings/pinctrl/st,stm32-pinctrl.yaml | 4 +-
MAINTAINERS | 1 +
arch/arm64/Kconfig.platforms | 14 +
arch/arm64/boot/dts/Makefile | 1 +
arch/arm64/boot/dts/st/Makefile | 2 +
arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi | 38 +
arch/arm64/boot/dts/st/stm32mp251.dtsi | 279 ++
arch/arm64/boot/dts/st/stm32mp253.dtsi | 23 +
arch/arm64/boot/dts/st/stm32mp255.dtsi | 9 +
arch/arm64/boot/dts/st/stm32mp257.dtsi | 9 +
arch/arm64/boot/dts/st/stm32mp257f-ev1.dts | 50 +
arch/arm64/boot/dts/st/stm32mp25xc.dtsi | 8 +
arch/arm64/boot/dts/st/stm32mp25xf.dtsi | 8 +
.../boot/dts/st/stm32mp25xxai-pinctrl.dtsi | 83 +
.../boot/dts/st/stm32mp25xxak-pinctrl.dtsi | 71 +
.../boot/dts/st/stm32mp25xxal-pinctrl.dtsi | 71 +
arch/arm64/configs/defconfig | 3 +
drivers/pinctrl/stm32/Kconfig | 6 +
drivers/pinctrl/stm32/Makefile | 1 +
drivers/pinctrl/stm32/pinctrl-stm32.h | 3 +
drivers/pinctrl/stm32/pinctrl-stm32mp257.c | 2581 +++++++++++++++++
include/dt-bindings/pinctrl/stm32-pinfunc.h | 3 +
24 files changed, 3280 insertions(+), 1 deletion(-)
create mode 100644 arch/arm64/boot/dts/st/Makefile
create mode 100644 arch/arm64/boot/dts/st/stm32mp25-pinctrl.dtsi
create mode 100644 arch/arm64/boot/dts/st/stm32mp251.dtsi
create mode 100644 arch/arm64/boot/dts/st/stm32mp253.dtsi
create mode 100644 arch/arm64/boot/dts/st/stm32mp255.dtsi
create mode 100644 arch/arm64/boot/dts/st/stm32mp257.dtsi
create mode 100644 arch/arm64/boot/dts/st/stm32mp257f-ev1.dts
create mode 100644 arch/arm64/boot/dts/st/stm32mp25xc.dtsi
create mode 100644 arch/arm64/boot/dts/st/stm32mp25xf.dtsi
create mode 100644 arch/arm64/boot/dts/st/stm32mp25xxai-pinctrl.dtsi
create mode 100644 arch/arm64/boot/dts/st/stm32mp25xxak-pinctrl.dtsi
create mode 100644 arch/arm64/boot/dts/st/stm32mp25xxal-pinctrl.dtsi
create mode 100644 drivers/pinctrl/stm32/pinctrl-stm32mp257.c
--
2.17.1
next reply other threads:[~2023-05-29 16:01 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-29 16:01 Alexandre Torgue [this message]
2023-05-29 16:27 ` [PATCH 00/11] Add STM32MP25 support Alexandre TORGUE
2023-05-29 16:20 Alexandre Torgue
2023-05-30 12:39 ` Linus Walleij
2023-05-30 13:32 ` Alexandre TORGUE
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230529160130.18940-1-alexandre.torgue@foss.st.com \
--to=alexandre.torgue@foss.st.com \
--cc=arnd@arndb.de \
--cc=catalin.marinas@arm.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=olof@lixom.net \
--cc=robh+dt@kernel.org \
--cc=soc@kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).