From: Stefan Roese <sr@denx.de>
To: "Pali Rohár" <pali@kernel.org>
Cc: "Konstantin Porotchkin" <kostap@marvell.com>,
"Grzegorz Jaszczyk" <jaz@semihalf.com>,
"Marek Behún" <marek.behun@nic.cz>,
u-boot@lists.denx.de
Subject: Re: [PATCH 1/3] phy: marvell: a3700: Set TXDCLK_2X_SEL bit during PCIe initialization
Date: Fri, 8 Oct 2021 11:16:55 +0200 [thread overview]
Message-ID: <4407fb08-1380-ccd4-df3c-f34f165aad8a@denx.de> (raw)
In-Reply-To: <20210924141157.523-1-pali@kernel.org>
On 24.09.21 16:11, Pali Rohár wrote:
> Marvell Armada 3700 Functional Specifications, section 52.2 PCIe Link
> Initialization says that TXDCLK_2X_SEL bit needs to be enabled for PCIe
> Root Complex mode.
>
> Same change was included in TF-A project:
> https://review.trustedfirmware.org/c/TF-A/trusted-firmware-a/+/9408
>
> Signed-off-by: Pali Rohár <pali@kernel.org>
Applied to u-boot-marvell/master
Thanks,
Stefan
> ---
> drivers/phy/marvell/comphy_a3700.c | 2 +-
> drivers/phy/marvell/comphy_a3700.h | 1 +
> 2 files changed, 2 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/phy/marvell/comphy_a3700.c b/drivers/phy/marvell/comphy_a3700.c
> index 5eb137db4884..afa1295bbdb8 100644
> --- a/drivers/phy/marvell/comphy_a3700.c
> +++ b/drivers/phy/marvell/comphy_a3700.c
> @@ -200,7 +200,7 @@ static int comphy_pcie_power_up(u32 speed, u32 invert)
> * 6. Enable the output of 100M/125M/500M clock
> */
> reg_set16(phy_addr(PCIE, MISC_REG0),
> - 0xA00D | rb_clk500m_en | rb_clk100m_125m_en, 0xFFFF);
> + 0xA00D | rb_clk500m_en | rb_txdclk_2x_sel | rb_clk100m_125m_en, 0xFFFF);
>
> /*
> * 7. Enable TX
> diff --git a/drivers/phy/marvell/comphy_a3700.h b/drivers/phy/marvell/comphy_a3700.h
> index 8748c6c84ae6..23c8ffbff44d 100644
> --- a/drivers/phy/marvell/comphy_a3700.h
> +++ b/drivers/phy/marvell/comphy_a3700.h
> @@ -120,6 +120,7 @@ static inline void __iomem *phy_addr(enum phy_unit unit, u32 addr)
>
> #define MISC_REG0 0x4f
> #define rb_clk100m_125m_en BIT(4)
> +#define rb_txdclk_2x_sel BIT(6)
> #define rb_clk500m_en BIT(7)
> #define rb_ref_clk_sel BIT(10)
>
>
Viele Grüße,
Stefan
--
DENX Software Engineering GmbH, Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-51 Fax: (+49)-8142-66989-80 Email: sr@denx.de
prev parent reply other threads:[~2021-10-08 9:17 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-24 14:11 [PATCH 1/3] phy: marvell: a3700: Set TXDCLK_2X_SEL bit during PCIe initialization Pali Rohár
2021-09-24 14:11 ` [PATCH 2/3] phy: marvell: a3700: Fix configuring polarity invert bits Pali Rohár
2021-09-24 14:19 ` Stefan Roese
2021-10-08 9:17 ` Stefan Roese
2021-09-24 14:11 ` [PATCH 3/3] phy: marvell: a3700: Return correct error code when power up fails Pali Rohár
2021-09-24 14:19 ` Stefan Roese
2021-10-08 9:17 ` Stefan Roese
2021-09-24 14:18 ` [PATCH 1/3] phy: marvell: a3700: Set TXDCLK_2X_SEL bit during PCIe initialization Stefan Roese
2021-09-24 14:21 ` Pali Rohár
2021-10-08 9:16 ` Stefan Roese [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4407fb08-1380-ccd4-df3c-f34f165aad8a@denx.de \
--to=sr@denx.de \
--cc=jaz@semihalf.com \
--cc=kostap@marvell.com \
--cc=marek.behun@nic.cz \
--cc=pali@kernel.org \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).