From: Fenghua Yu <fenghua.yu@intel.com> To: "Thomas Gleixner" <tglx@linutronix.de>, "Borislav Petkov" <bp@alien8.de>, "Ingo Molnar" <mingo@redhat.com>, "H Peter Anvin" <hpa@zytor.com>, "Andy Lutomirski" <luto@kernel.org>, "Jean-Philippe Brucker" <jean-philippe@linaro.org>, "Christoph Hellwig" <hch@infradead.org>, "Peter Zijlstra" <peterz@infradead.org>, "David Woodhouse" <dwmw2@infradead.org>, "Lu Baolu" <baolu.lu@linux.intel.com>, "Dave Hansen" <dave.hansen@intel.com>, "Tony Luck" <tony.luck@intel.com>, "Randy Dunlap" <rdunlap@infradead.org>, "Ashok Raj" <ashok.raj@intel.com>, "Jacob Jun Pan" <jacob.jun.pan@intel.com>, "Dave Jiang" <dave.jiang@intel.com>, "Sohil Mehta" <sohil.mehta@intel.com>, "Ravi V Shankar" <ravi.v.shankar@intel.com> Cc: "linux-kernel" <linux-kernel@vger.kernel.org>, "x86" <x86@kernel.org>, iommu@lists.linux-foundation.org, Fenghua Yu <fenghua.yu@intel.com> Subject: [PATCH v8 6/9] x86/msr-index: Define IA32_PASID MSR Date: Tue, 15 Sep 2020 09:30:10 -0700 [thread overview] Message-ID: <1600187413-163670-7-git-send-email-fenghua.yu@intel.com> (raw) In-Reply-To: <1600187413-163670-1-git-send-email-fenghua.yu@intel.com> The IA32_PASID MSR (0xd93) contains the Process Address Space Identifier (PASID), a 20-bit value. Bit 31 must be set to indicate the value programmed in the MSR is valid. Hardware uses PASID to identify process address space and direct responses to the right address space. Signed-off-by: Fenghua Yu <fenghua.yu@intel.com> Reviewed-by: Tony Luck <tony.luck@intel.com> --- v2: - Change "identify process" to "identify process address space" in the commit message (Thomas) arch/x86/include/asm/msr-index.h | 3 +++ 1 file changed, 3 insertions(+) diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h index 2859ee4f39a8..aaddc6a9e237 100644 --- a/arch/x86/include/asm/msr-index.h +++ b/arch/x86/include/asm/msr-index.h @@ -257,6 +257,9 @@ #define MSR_IA32_LASTINTFROMIP 0x000001dd #define MSR_IA32_LASTINTTOIP 0x000001de +#define MSR_IA32_PASID 0x00000d93 +#define MSR_IA32_PASID_VALID BIT_ULL(31) + /* DEBUGCTLMSR bits (others vary by model): */ #define DEBUGCTLMSR_LBR (1UL << 0) /* last branch recording */ #define DEBUGCTLMSR_BTF_SHIFT 1 -- 2.19.1
WARNING: multiple messages have this Message-ID (diff)
From: Fenghua Yu <fenghua.yu@intel.com> To: "Thomas Gleixner" <tglx@linutronix.de>, "Borislav Petkov" <bp@alien8.de>, "Ingo Molnar" <mingo@redhat.com>, "H Peter Anvin" <hpa@zytor.com>, "Andy Lutomirski" <luto@kernel.org>, "Jean-Philippe Brucker" <jean-philippe@linaro.org>, "Christoph Hellwig" <hch@infradead.org>, "Peter Zijlstra" <peterz@infradead.org>, "David Woodhouse" <dwmw2@infradead.org>, "Lu Baolu" <baolu.lu@linux.intel.com>, "Dave Hansen" <dave.hansen@intel.com>, "Tony Luck" <tony.luck@intel.com>, "Randy Dunlap" <rdunlap@infradead.org>, "Ashok Raj" <ashok.raj@intel.com>, "Jacob Jun Pan" <jacob.jun.pan@intel.com>, "Dave Jiang" <dave.jiang@intel.com>, "Sohil Mehta" <sohil.mehta@intel.com>, "Ravi V Shankar" <ravi.v.shankar@intel.com> Cc: Fenghua Yu <fenghua.yu@intel.com>, iommu@lists.linux-foundation.org, x86 <x86@kernel.org>, linux-kernel <linux-kernel@vger.kernel.org> Subject: [PATCH v8 6/9] x86/msr-index: Define IA32_PASID MSR Date: Tue, 15 Sep 2020 09:30:10 -0700 [thread overview] Message-ID: <1600187413-163670-7-git-send-email-fenghua.yu@intel.com> (raw) In-Reply-To: <1600187413-163670-1-git-send-email-fenghua.yu@intel.com> The IA32_PASID MSR (0xd93) contains the Process Address Space Identifier (PASID), a 20-bit value. Bit 31 must be set to indicate the value programmed in the MSR is valid. Hardware uses PASID to identify process address space and direct responses to the right address space. Signed-off-by: Fenghua Yu <fenghua.yu@intel.com> Reviewed-by: Tony Luck <tony.luck@intel.com> --- v2: - Change "identify process" to "identify process address space" in the commit message (Thomas) arch/x86/include/asm/msr-index.h | 3 +++ 1 file changed, 3 insertions(+) diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h index 2859ee4f39a8..aaddc6a9e237 100644 --- a/arch/x86/include/asm/msr-index.h +++ b/arch/x86/include/asm/msr-index.h @@ -257,6 +257,9 @@ #define MSR_IA32_LASTINTFROMIP 0x000001dd #define MSR_IA32_LASTINTTOIP 0x000001de +#define MSR_IA32_PASID 0x00000d93 +#define MSR_IA32_PASID_VALID BIT_ULL(31) + /* DEBUGCTLMSR bits (others vary by model): */ #define DEBUGCTLMSR_LBR (1UL << 0) /* last branch recording */ #define DEBUGCTLMSR_BTF_SHIFT 1 -- 2.19.1 _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu
next prev parent reply other threads:[~2020-09-15 22:14 UTC|newest] Thread overview: 70+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-09-15 16:30 [PATCH v8 0/9] x86: tag application address space for devices Fenghua Yu 2020-09-15 16:30 ` [PATCH v8 1/9] drm, iommu: Change type of pasid to u32 Fenghua Yu 2020-09-18 7:42 ` [tip: x86/pasid] " tip-bot2 for Fenghua Yu 2020-09-15 16:30 ` [PATCH v8 2/9] iommu/vt-d: Change flags type to unsigned int in binding mm Fenghua Yu 2020-09-15 16:30 ` Fenghua Yu 2020-09-18 7:42 ` [tip: x86/pasid] " tip-bot2 for Fenghua Yu 2020-09-15 16:30 ` [PATCH v8 3/9] Documentation/x86: Add documentation for SVA (Shared Virtual Addressing) Fenghua Yu 2020-09-17 7:53 ` Borislav Petkov 2020-09-17 7:53 ` Borislav Petkov 2020-09-17 14:56 ` Raj, Ashok 2020-09-17 14:56 ` Raj, Ashok 2020-09-17 17:18 ` Borislav Petkov 2020-09-17 17:18 ` Borislav Petkov 2020-09-17 17:22 ` Raj, Ashok 2020-09-17 17:22 ` Raj, Ashok 2020-09-17 17:30 ` Borislav Petkov 2020-09-17 17:30 ` Borislav Petkov 2020-09-18 16:22 ` Fenghua Yu 2020-09-18 16:22 ` Fenghua Yu 2020-09-18 7:42 ` [tip: x86/pasid] " tip-bot2 for Ashok Raj 2020-09-15 16:30 ` [PATCH v8 4/9] x86/cpufeatures: Enumerate ENQCMD and ENQCMDS instructions Fenghua Yu 2020-09-15 16:30 ` Fenghua Yu 2020-09-18 7:42 ` [tip: x86/pasid] " tip-bot2 for Fenghua Yu 2020-09-15 16:30 ` [PATCH v8 5/9] x86/fpu/xstate: Add supervisor PASID state for ENQCMD feature Fenghua Yu 2020-09-15 16:30 ` Fenghua Yu 2020-09-18 7:42 ` [tip: x86/pasid] x86/fpu/xstate: Add supervisor PASID state for ENQCMD tip-bot2 for Yu-cheng Yu 2020-09-15 16:30 ` Fenghua Yu [this message] 2020-09-15 16:30 ` [PATCH v8 6/9] x86/msr-index: Define IA32_PASID MSR Fenghua Yu 2020-09-18 7:42 ` [tip: x86/pasid] x86/msr-index: Define an " tip-bot2 for Fenghua Yu 2020-09-15 16:30 ` [PATCH v8 7/9] mm: Define pasid in mm Fenghua Yu 2020-09-18 7:42 ` [tip: x86/pasid] mm: Add a pasid member to struct mm_struct tip-bot2 for Fenghua Yu 2020-09-15 16:30 ` [PATCH v8 8/9] x86/cpufeatures: Mark ENQCMD as disabled when configured out Fenghua Yu 2020-09-18 7:42 ` [tip: x86/pasid] " tip-bot2 for Fenghua Yu 2020-09-15 16:30 ` [PATCH v8 9/9] x86/mmu: Allocate/free PASID Fenghua Yu 2020-09-15 16:30 ` Fenghua Yu 2020-09-18 7:42 ` [tip: x86/pasid] x86/mmu: Allocate/free a PASID tip-bot2 for Fenghua Yu 2021-05-29 9:17 ` [PATCH] x86/cpufeatures: Force disable X86_FEATURE_ENQCMD and remove update_pasid() Thomas Gleixner 2021-05-29 9:17 ` Thomas Gleixner 2021-05-31 8:43 ` Borislav Petkov 2021-05-31 8:43 ` Borislav Petkov 2021-05-31 10:16 ` Thomas Gleixner 2021-05-31 10:16 ` Thomas Gleixner 2021-06-02 20:37 ` Luck, Tony 2021-06-02 20:37 ` Luck, Tony 2021-06-03 17:31 ` Andy Lutomirski 2021-06-03 17:31 ` Andy Lutomirski 2021-06-09 17:32 ` Luck, Tony 2021-06-09 17:32 ` Luck, Tony 2021-06-09 23:34 ` Andy Lutomirski 2021-06-09 23:34 ` Andy Lutomirski 2021-06-25 15:46 ` Luck, Tony 2021-06-25 15:46 ` Luck, Tony 2021-06-02 10:14 ` Borislav Petkov 2021-06-02 10:14 ` Borislav Petkov 2021-06-02 10:20 ` Thomas Gleixner 2021-06-02 10:20 ` Thomas Gleixner 2021-06-03 11:20 ` Vinod Koul 2021-06-03 11:20 ` Vinod Koul 2021-06-03 11:42 ` Borislav Petkov 2021-06-03 11:42 ` Borislav Petkov 2021-06-03 12:47 ` Vinod Koul 2021-06-03 12:47 ` Vinod Koul 2021-06-03 14:33 ` Borislav Petkov 2021-06-03 14:33 ` Borislav Petkov 2021-06-02 19:49 ` [tip: x86/urgent] " tip-bot2 for Thomas Gleixner 2021-06-03 14:38 ` tip-bot2 for Thomas Gleixner 2020-09-16 8:06 ` [PATCH v8 0/9] x86: tag application address space for devices Joerg Roedel 2020-09-16 8:06 ` Joerg Roedel 2020-09-17 23:53 ` Fenghua Yu 2020-09-17 23:53 ` Fenghua Yu
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1600187413-163670-7-git-send-email-fenghua.yu@intel.com \ --to=fenghua.yu@intel.com \ --cc=ashok.raj@intel.com \ --cc=baolu.lu@linux.intel.com \ --cc=bp@alien8.de \ --cc=dave.hansen@intel.com \ --cc=dave.jiang@intel.com \ --cc=dwmw2@infradead.org \ --cc=hch@infradead.org \ --cc=hpa@zytor.com \ --cc=iommu@lists.linux-foundation.org \ --cc=jacob.jun.pan@intel.com \ --cc=jean-philippe@linaro.org \ --cc=linux-kernel@vger.kernel.org \ --cc=luto@kernel.org \ --cc=mingo@redhat.com \ --cc=peterz@infradead.org \ --cc=ravi.v.shankar@intel.com \ --cc=rdunlap@infradead.org \ --cc=sohil.mehta@intel.com \ --cc=tglx@linutronix.de \ --cc=tony.luck@intel.com \ --cc=x86@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.