From: "Michael S. Tsirkin" <mst@redhat.com> To: "Chen, Tiejun" <tiejun.chen@intel.com> Cc: peter.maydell@linaro.org, xen-devel@lists.xensource.com, stefano.stabellini@eu.citrix.com, allen.m.kay@intel.com, Kelly.Zytaruk@amd.com, qemu-devel@nongnu.org, yang.z.zhang@intel.com, anthony@codemonkey.ws, anthony.perard@citrix.com, Paolo Bonzini <pbonzini@redhat.com> Subject: Re: [Qemu-devel] [v5][PATCH 0/5] xen: add Intel IGD passthrough support Date: Mon, 30 Jun 2014 09:48:22 +0300 [thread overview] Message-ID: <20140630064822.GB14491@redhat.com> (raw) In-Reply-To: <53B0D0C5.60000@intel.com> On Mon, Jun 30, 2014 at 10:51:49AM +0800, Chen, Tiejun wrote: > On 2014/6/26 18:03, Paolo Bonzini wrote: > >Il 26/06/2014 11:18, Chen, Tiejun ha scritto: > >> > >>> > >>>- offsets 0x0000..0x0fff map to configuration space of the host MCH > >>> > >> > >>Are you saying the config space in the video device? > > > >No, I am saying in a new BAR, or at some magic offset of an existing > >MMIO BAR. > > > > As I mentioned previously, the IGD guy told me we have no any unused a > offset or BAR in the config space. > > And guy who are responsible for the native driver seems not be accept to > extend some magic offset of an existing MMIO BAR. > > In addition I think in a short time its not possible to migrate i440fx to > q35 as a PCIe machine of xen. That seems like a weak motivation. I don't see a need to get something merged upstream in a short time: this seems sure to miss 2.1, so you have the time to make it architecturally sound. "Making existing guests work" would be a better motivation. Isn't this possible with an mch chipset? > So could we do this step by step: > > #1 phase: We just cover current qemu-xen implementation based on i44fx, so > still provide that pseudo ISA bridge at 00:1f.0 as we already did. By the way there is no reason to put it at 00:1f.0 specifically I think. So it seems simple: create a dummy device that gets device and vendor id as properties. If you really like, add an option to get values from sysfs: device and vendor id are world readable, so just get them directly and not through xen wrappers, this way you can open the files RO and not RW. You seem to poke at revision as well, I don't see driver looking at that - strictly necessary? If yes please patch host kernel to expose that info in sysfs, though we can fall back on pci config if not there. MCH (bridge_dev) hacks in i915 are nastier. To clean them up, we really have to have an explicit driver for this bridge, not a pass-through device. Long term, the right thing to do is likely to extend host driver and expose the necessary information in sysfs on host kernel. > #2 phase: Now, we will choose a capability ID that won't be conflicting with > others. To do this properly, we need to get one from PCI SIG group. To have > this workable and consistently validated, this method shouldn't be virt > specific. Then native driver should use the same method. You mean you will be able to talk sense into hardware guys? I doubt that. If they could be convinced to make e.g. i915 base a proper BAR, why didn't they? > So when xen work on > q35 PCIe machine, we can walk this way. If you are emulating MCH anyway, pick one that is close to what i915 driver expects. It would then work with existing devices, without new capability IDs. > Anthony, > > Any comments to address this in xen case? > > Thanks > Tiejun
WARNING: multiple messages have this Message-ID (diff)
From: "Michael S. Tsirkin" <mst@redhat.com> To: "Chen, Tiejun" <tiejun.chen@intel.com> Cc: peter.maydell@linaro.org, xen-devel@lists.xensource.com, stefano.stabellini@eu.citrix.com, allen.m.kay@intel.com, Kelly.Zytaruk@amd.com, qemu-devel@nongnu.org, yang.z.zhang@intel.com, anthony@codemonkey.ws, anthony.perard@citrix.com, Paolo Bonzini <pbonzini@redhat.com> Subject: Re: [v5][PATCH 0/5] xen: add Intel IGD passthrough support Date: Mon, 30 Jun 2014 09:48:22 +0300 [thread overview] Message-ID: <20140630064822.GB14491@redhat.com> (raw) In-Reply-To: <53B0D0C5.60000@intel.com> On Mon, Jun 30, 2014 at 10:51:49AM +0800, Chen, Tiejun wrote: > On 2014/6/26 18:03, Paolo Bonzini wrote: > >Il 26/06/2014 11:18, Chen, Tiejun ha scritto: > >> > >>> > >>>- offsets 0x0000..0x0fff map to configuration space of the host MCH > >>> > >> > >>Are you saying the config space in the video device? > > > >No, I am saying in a new BAR, or at some magic offset of an existing > >MMIO BAR. > > > > As I mentioned previously, the IGD guy told me we have no any unused a > offset or BAR in the config space. > > And guy who are responsible for the native driver seems not be accept to > extend some magic offset of an existing MMIO BAR. > > In addition I think in a short time its not possible to migrate i440fx to > q35 as a PCIe machine of xen. That seems like a weak motivation. I don't see a need to get something merged upstream in a short time: this seems sure to miss 2.1, so you have the time to make it architecturally sound. "Making existing guests work" would be a better motivation. Isn't this possible with an mch chipset? > So could we do this step by step: > > #1 phase: We just cover current qemu-xen implementation based on i44fx, so > still provide that pseudo ISA bridge at 00:1f.0 as we already did. By the way there is no reason to put it at 00:1f.0 specifically I think. So it seems simple: create a dummy device that gets device and vendor id as properties. If you really like, add an option to get values from sysfs: device and vendor id are world readable, so just get them directly and not through xen wrappers, this way you can open the files RO and not RW. You seem to poke at revision as well, I don't see driver looking at that - strictly necessary? If yes please patch host kernel to expose that info in sysfs, though we can fall back on pci config if not there. MCH (bridge_dev) hacks in i915 are nastier. To clean them up, we really have to have an explicit driver for this bridge, not a pass-through device. Long term, the right thing to do is likely to extend host driver and expose the necessary information in sysfs on host kernel. > #2 phase: Now, we will choose a capability ID that won't be conflicting with > others. To do this properly, we need to get one from PCI SIG group. To have > this workable and consistently validated, this method shouldn't be virt > specific. Then native driver should use the same method. You mean you will be able to talk sense into hardware guys? I doubt that. If they could be convinced to make e.g. i915 base a proper BAR, why didn't they? > So when xen work on > q35 PCIe machine, we can walk this way. If you are emulating MCH anyway, pick one that is close to what i915 driver expects. It would then work with existing devices, without new capability IDs. > Anthony, > > Any comments to address this in xen case? > > Thanks > Tiejun
next prev parent reply other threads:[~2014-06-30 6:48 UTC|newest] Thread overview: 338+ messages / expand[flat|nested] mbox.gz Atom feed top 2014-06-25 2:17 [Qemu-devel] [v5][PATCH 0/5] xen: add Intel IGD passthrough support Tiejun Chen 2014-06-25 2:17 ` Tiejun Chen 2014-06-25 2:17 ` [Qemu-devel] [v5][PATCH 1/5] xen, gfx passthrough: basic graphics " Tiejun Chen 2014-06-25 2:17 ` Tiejun Chen 2014-06-25 6:21 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 6:21 ` Paolo Bonzini 2014-06-25 7:48 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 7:48 ` Chen, Tiejun 2014-06-25 6:35 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 6:35 ` Michael S. Tsirkin 2014-06-25 9:06 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 9:06 ` Chen, Tiejun 2014-06-25 9:16 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 9:16 ` Michael S. Tsirkin 2014-06-25 2:17 ` [Qemu-devel] [v5][PATCH 2/5] xen, gfx passthrough: create pseudo intel isa bridge Tiejun Chen 2014-06-25 2:17 ` Tiejun Chen 2014-06-25 6:22 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 6:22 ` Paolo Bonzini 2014-06-25 7:51 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 7:51 ` Chen, Tiejun 2014-06-25 6:45 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 6:45 ` Michael S. Tsirkin 2014-06-25 8:10 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 8:10 ` Chen, Tiejun 2014-06-25 8:28 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 8:28 ` Michael S. Tsirkin 2014-06-25 8:39 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 8:39 ` Chen, Tiejun 2014-06-25 8:43 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 8:43 ` Michael S. Tsirkin 2014-06-25 8:48 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 8:48 ` Chen, Tiejun 2014-06-25 9:04 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 9:04 ` Michael S. Tsirkin 2014-06-25 9:14 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 9:14 ` Chen, Tiejun 2014-06-25 9:21 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 9:21 ` Michael S. Tsirkin 2014-06-25 9:28 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 9:28 ` Chen, Tiejun 2014-06-25 9:44 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 9:44 ` Michael S. Tsirkin 2014-06-25 9:58 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 9:58 ` Chen, Tiejun 2014-06-27 7:22 ` [Qemu-devel] " Chen, Tiejun 2014-06-27 7:22 ` Chen, Tiejun 2014-06-30 19:34 ` [Qemu-devel] " Stefano Stabellini 2014-06-30 19:34 ` Stefano Stabellini 2014-07-01 2:21 ` [Qemu-devel] " Chen, Tiejun 2014-07-01 2:21 ` Chen, Tiejun 2014-07-01 5:47 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-01 5:47 ` Michael S. Tsirkin 2014-07-01 9:50 ` [Qemu-devel] " Chen, Tiejun 2014-07-01 9:50 ` Chen, Tiejun 2014-07-01 12:34 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-01 12:34 ` Michael S. Tsirkin 2014-07-01 16:51 ` [Qemu-devel] " Stefano Stabellini 2014-07-01 16:51 ` Stefano Stabellini 2014-06-25 2:17 ` [Qemu-devel] [v5][PATCH 3/5] xen, gfx passthrough: support Intel IGD passthrough with VT-D Tiejun Chen 2014-06-25 2:17 ` Tiejun Chen 2014-06-25 6:25 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 6:25 ` Paolo Bonzini 2014-06-25 7:54 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 7:54 ` Chen, Tiejun 2014-06-25 7:04 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 7:04 ` Michael S. Tsirkin 2014-06-27 9:16 ` [Qemu-devel] " Chen, Tiejun 2014-06-27 9:16 ` Chen, Tiejun 2014-06-25 14:05 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 14:05 ` Michael S. Tsirkin 2014-06-26 5:34 ` [Qemu-devel] " Chen, Tiejun 2014-06-26 5:34 ` Chen, Tiejun 2014-06-26 6:04 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-26 6:04 ` Michael S. Tsirkin 2014-06-26 8:26 ` [Qemu-devel] " Chen, Tiejun 2014-06-26 8:26 ` Chen, Tiejun 2014-06-25 2:17 ` [Qemu-devel] [v5][PATCH 4/5] xen, gfx passthrough: create host bridge to passthrough Tiejun Chen 2014-06-25 2:17 ` Tiejun Chen 2014-06-25 6:24 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 6:24 ` Paolo Bonzini 2014-06-27 8:34 ` [Qemu-devel] " Chen, Tiejun 2014-06-27 8:34 ` Chen, Tiejun 2014-06-27 11:26 ` [Qemu-devel] " Paolo Bonzini 2014-06-27 11:26 ` Paolo Bonzini 2014-06-29 7:56 ` [Qemu-devel] " Chen, Tiejun 2014-06-29 7:56 ` Chen, Tiejun 2014-06-29 12:14 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-29 12:14 ` Michael S. Tsirkin 2014-06-30 2:52 ` [Qemu-devel] " Chen, Tiejun 2014-06-30 2:52 ` Chen, Tiejun 2014-06-30 19:42 ` [Qemu-devel] " Stefano Stabellini 2014-06-30 19:42 ` Stefano Stabellini 2014-07-01 2:19 ` [Qemu-devel] " Chen, Tiejun 2014-07-01 2:19 ` Chen, Tiejun 2014-07-01 16:49 ` [Qemu-devel] " Stefano Stabellini 2014-07-01 16:49 ` Stefano Stabellini 2014-07-01 18:34 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-01 18:34 ` Michael S. Tsirkin 2014-07-01 18:45 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-01 18:45 ` Michael S. Tsirkin 2014-06-25 2:17 ` [Qemu-devel] [v5][PATCH 5/5] xen, gfx passthrough: add opregion mapping Tiejun Chen 2014-06-25 2:17 ` Tiejun Chen 2014-06-25 7:13 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 7:13 ` Michael S. Tsirkin 2014-06-27 9:22 ` [Qemu-devel] " Chen, Tiejun 2014-06-27 9:22 ` Chen, Tiejun 2014-06-29 11:43 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-29 11:43 ` Michael S. Tsirkin 2014-06-30 0:57 ` [Qemu-devel] " Chen, Tiejun 2014-06-30 0:57 ` Chen, Tiejun 2014-06-25 6:19 ` [Qemu-devel] [v5][PATCH 0/5] xen: add Intel IGD passthrough support Paolo Bonzini 2014-06-25 6:19 ` Paolo Bonzini 2014-06-25 7:15 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 7:15 ` Michael S. Tsirkin 2014-06-25 7:56 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 7:56 ` Paolo Bonzini 2014-06-25 7:35 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 7:35 ` Chen, Tiejun 2014-06-25 7:40 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 7:40 ` Michael S. Tsirkin 2014-06-25 7:44 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 7:44 ` Paolo Bonzini 2014-06-25 8:31 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 8:31 ` Michael S. Tsirkin 2014-06-25 8:39 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 8:39 ` Paolo Bonzini 2014-06-25 8:48 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 8:48 ` Michael S. Tsirkin 2014-06-25 8:55 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 8:55 ` Chen, Tiejun 2014-06-25 9:09 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 9:09 ` Michael S. Tsirkin 2014-06-25 9:21 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 9:21 ` Chen, Tiejun 2014-06-25 9:31 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 9:31 ` Paolo Bonzini 2014-06-25 9:50 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 9:50 ` Chen, Tiejun 2014-06-25 9:54 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 9:54 ` Paolo Bonzini 2014-06-25 10:00 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 10:00 ` Michael S. Tsirkin 2014-06-26 9:18 ` [Qemu-devel] " Chen, Tiejun 2014-06-26 9:18 ` Chen, Tiejun 2014-06-26 10:03 ` [Qemu-devel] " Paolo Bonzini 2014-06-26 10:03 ` Paolo Bonzini 2014-06-26 11:26 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-26 11:26 ` Michael S. Tsirkin 2014-06-26 11:30 ` [Qemu-devel] " Paolo Bonzini 2014-06-26 11:30 ` Paolo Bonzini 2014-06-26 11:36 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-26 11:36 ` Michael S. Tsirkin 2014-06-26 13:30 ` [Qemu-devel] " Paolo Bonzini 2014-06-26 13:30 ` Paolo Bonzini 2014-06-26 15:40 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-26 15:40 ` Michael S. Tsirkin 2014-06-30 2:51 ` [Qemu-devel] " Chen, Tiejun 2014-06-30 2:51 ` Chen, Tiejun 2014-06-30 6:48 ` Michael S. Tsirkin [this message] 2014-06-30 6:48 ` Michael S. Tsirkin 2014-06-30 7:24 ` [Qemu-devel] " Chen, Tiejun 2014-06-30 7:24 ` Chen, Tiejun 2014-06-30 9:05 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-30 9:05 ` Michael S. Tsirkin 2014-06-30 9:38 ` [Qemu-devel] " Chen, Tiejun 2014-06-30 9:38 ` Chen, Tiejun 2014-06-30 9:55 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-30 9:55 ` Michael S. Tsirkin 2014-06-30 10:20 ` [Qemu-devel] [Xen-devel] " Chen, Tiejun 2014-06-30 10:20 ` Chen, Tiejun 2014-06-30 11:18 ` [Qemu-devel] " Paolo Bonzini 2014-06-30 11:18 ` Paolo Bonzini 2014-06-30 11:31 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-30 11:31 ` Michael S. Tsirkin 2014-06-30 11:28 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-30 11:28 ` Michael S. Tsirkin 2014-07-01 2:40 ` [Qemu-devel] " Chen, Tiejun 2014-07-01 2:40 ` Chen, Tiejun 2014-07-01 9:12 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-01 9:12 ` Michael S. Tsirkin 2014-07-01 9:46 ` [Qemu-devel] " Chen, Tiejun 2014-07-01 9:46 ` Chen, Tiejun 2014-07-01 12:33 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-01 12:33 ` Michael S. Tsirkin 2014-07-02 0:59 ` [Qemu-devel] " Chen, Tiejun 2014-07-02 0:59 ` Chen, Tiejun 2014-07-02 6:22 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-02 6:22 ` Michael S. Tsirkin 2014-07-02 8:45 ` [Qemu-devel] " Chen, Tiejun 2014-07-02 8:45 ` Chen, Tiejun 2014-06-30 19:22 ` [Qemu-devel] " Stefano Stabellini 2014-06-30 19:22 ` Stefano Stabellini 2014-06-30 19:31 ` [Qemu-devel] [Xen-devel] " Ross Philipson 2014-06-30 19:31 ` Ross Philipson 2014-07-01 2:24 ` [Qemu-devel] " Chen, Tiejun 2014-07-01 2:24 ` Chen, Tiejun 2014-07-01 5:39 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-01 5:39 ` Michael S. Tsirkin 2014-07-01 16:47 ` [Qemu-devel] " Stefano Stabellini 2014-07-01 16:47 ` Stefano Stabellini 2014-07-01 17:02 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-01 17:02 ` Michael S. Tsirkin 2014-07-01 17:39 ` [Qemu-devel] " Ross Philipson 2014-07-01 17:39 ` Ross Philipson 2014-07-01 18:06 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-01 18:06 ` Michael S. Tsirkin 2014-07-01 19:29 ` [Qemu-devel] " Ross Philipson 2014-07-01 19:29 ` Ross Philipson 2014-07-02 6:11 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-02 6:11 ` Michael S. Tsirkin 2014-07-02 7:56 ` [Qemu-devel] " Chen, Tiejun 2014-07-02 7:56 ` Chen, Tiejun 2014-07-02 11:33 ` [Qemu-devel] " Paolo Bonzini 2014-07-02 11:33 ` Paolo Bonzini 2014-07-02 14:00 ` [Qemu-devel] " Konrad Rzeszutek Wilk 2014-07-02 14:00 ` Konrad Rzeszutek Wilk 2014-07-02 14:07 ` [Qemu-devel] " Stefano Stabellini 2014-07-02 14:07 ` Stefano Stabellini 2014-07-03 3:00 ` [Qemu-devel] " Chen, Tiejun 2014-07-03 3:00 ` Chen, Tiejun 2014-07-03 18:25 ` [Qemu-devel] " Konrad Rzeszutek Wilk 2014-07-03 18:25 ` Konrad Rzeszutek Wilk 2014-07-02 14:08 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-02 14:08 ` Michael S. Tsirkin 2014-07-02 16:05 ` [Qemu-devel] " Konrad Rzeszutek Wilk 2014-07-02 16:05 ` Konrad Rzeszutek Wilk 2014-07-02 17:58 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-02 17:58 ` Michael S. Tsirkin 2014-07-02 14:50 ` [Qemu-devel] ResettRe: " Paolo Bonzini 2014-07-02 14:50 ` Paolo Bonzini 2014-07-02 15:12 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-02 15:12 ` Michael S. Tsirkin 2014-07-02 19:33 ` [Qemu-devel] " Alex Williamson 2014-07-02 19:33 ` Alex Williamson 2014-07-02 16:23 ` [Qemu-devel] " Konrad Rzeszutek Wilk 2014-07-02 16:23 ` Konrad Rzeszutek Wilk 2014-07-02 16:27 ` [Qemu-devel] " Paolo Bonzini 2014-07-02 16:27 ` Paolo Bonzini 2014-07-02 16:53 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-02 16:53 ` Michael S. Tsirkin 2014-07-03 7:32 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-03 7:32 ` Michael S. Tsirkin 2014-07-03 18:26 ` [Qemu-devel] " Konrad Rzeszutek Wilk 2014-07-03 18:26 ` Konrad Rzeszutek Wilk 2014-07-03 19:09 ` [Qemu-devel] [Intel-gfx] " Jesse Barnes 2014-07-03 19:09 ` Jesse Barnes 2014-07-03 20:27 ` [Qemu-devel] [Intel-gfx] " Michael S. Tsirkin 2014-07-03 20:27 ` Michael S. Tsirkin 2014-07-16 14:20 ` [Qemu-devel] [Intel-gfx] " Konrad Rzeszutek Wilk 2014-07-16 14:20 ` Konrad Rzeszutek Wilk 2014-07-17 9:42 ` [Qemu-devel] [Intel-gfx] " Chen, Tiejun 2014-07-17 9:42 ` Chen, Tiejun 2014-07-17 17:37 ` [Qemu-devel] [Intel-gfx] " Kay, Allen M 2014-07-17 17:37 ` Kay, Allen M 2014-07-18 13:44 ` [Qemu-devel] [Intel-gfx] " Konrad Rzeszutek Wilk 2014-07-18 13:44 ` Konrad Rzeszutek Wilk 2014-07-19 0:27 ` [Qemu-devel] [Intel-gfx] " Kay, Allen M 2014-07-19 0:27 ` Kay, Allen M 2014-07-23 20:54 ` [Qemu-devel] [Intel-gfx] " Konrad Rzeszutek Wilk 2014-07-23 20:54 ` Konrad Rzeszutek Wilk 2014-07-24 1:44 ` [Qemu-devel] [Intel-gfx] " Chen, Tiejun 2014-07-24 1:44 ` Chen, Tiejun 2014-07-25 17:01 ` [Qemu-devel] [Intel-gfx] " Konrad Rzeszutek Wilk 2014-07-25 17:01 ` Konrad Rzeszutek Wilk 2014-07-29 6:59 ` [Qemu-devel] [Intel-gfx] " Chen, Tiejun 2014-07-29 6:59 ` Chen, Tiejun 2014-07-29 8:32 ` [Qemu-devel] [Intel-gfx] " Paolo Bonzini 2014-07-29 8:32 ` Paolo Bonzini 2014-07-29 9:14 ` [Qemu-devel] [Intel-gfx] " Chen, Tiejun 2014-07-29 9:14 ` Chen, Tiejun 2014-07-04 6:28 ` [Qemu-devel] " Paolo Bonzini 2014-07-04 6:28 ` Paolo Bonzini 2014-07-06 6:08 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-06 6:08 ` Michael S. Tsirkin 2014-07-02 15:15 ` [Qemu-devel] " Ross Philipson 2014-07-02 15:15 ` Ross Philipson 2014-07-02 15:27 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-02 15:27 ` Michael S. Tsirkin 2014-07-02 16:29 ` [Qemu-devel] " Paolo Bonzini 2014-07-02 16:29 ` Paolo Bonzini 2014-07-02 16:45 ` [Qemu-devel] " Konrad Rzeszutek Wilk 2014-07-02 16:45 ` Konrad Rzeszutek Wilk 2014-07-02 18:00 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-02 18:00 ` Michael S. Tsirkin 2014-07-03 5:57 ` [Qemu-devel] " Chen, Tiejun 2014-07-03 5:57 ` Chen, Tiejun 2014-07-03 6:40 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-03 6:40 ` Michael S. Tsirkin 2014-07-01 18:20 ` [Qemu-devel] " Stefano Stabellini 2014-07-01 18:20 ` Stefano Stabellini 2014-07-01 18:38 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-01 18:38 ` Michael S. Tsirkin 2014-07-02 1:37 ` [Qemu-devel] " Chen, Tiejun 2014-07-02 1:37 ` Chen, Tiejun 2014-07-02 6:09 ` [Qemu-devel] " Michael S. Tsirkin 2014-07-02 6:09 ` Michael S. Tsirkin 2014-07-02 7:51 ` [Qemu-devel] " Chen, Tiejun 2014-07-02 7:51 ` Chen, Tiejun 2014-06-25 9:55 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 9:55 ` Michael S. Tsirkin 2014-06-25 9:59 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 9:59 ` Paolo Bonzini 2014-06-25 10:06 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 10:06 ` Chen, Tiejun 2014-06-25 10:21 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 10:21 ` Michael S. Tsirkin 2014-06-25 10:28 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 10:28 ` Chen, Tiejun 2014-06-25 10:32 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 10:32 ` Michael S. Tsirkin 2014-06-25 10:37 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 10:37 ` Chen, Tiejun 2014-06-25 10:55 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 10:55 ` Michael S. Tsirkin 2014-06-25 12:11 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 12:11 ` Paolo Bonzini 2014-06-25 13:47 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 13:47 ` Michael S. Tsirkin 2014-06-25 13:53 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 13:53 ` Paolo Bonzini 2014-06-25 14:10 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 14:10 ` Michael S. Tsirkin 2014-06-25 14:16 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 14:16 ` Paolo Bonzini 2014-06-25 14:26 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 14:26 ` Michael S. Tsirkin 2014-06-25 10:09 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 10:09 ` Michael S. Tsirkin 2014-06-25 10:14 ` [Qemu-devel] " Paolo Bonzini 2014-06-25 10:14 ` Paolo Bonzini 2014-06-25 10:15 ` [Qemu-devel] " Chen, Tiejun 2014-06-25 10:15 ` Chen, Tiejun 2014-06-25 10:28 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 10:28 ` Michael S. Tsirkin 2014-06-25 9:43 ` [Qemu-devel] " Michael S. Tsirkin 2014-06-25 9:43 ` Michael S. Tsirkin 2014-07-08 10:45 ` [Qemu-devel] [Xen-devel] " Andrew Barnes 2014-07-08 10:45 ` Andrew Barnes
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20140630064822.GB14491@redhat.com \ --to=mst@redhat.com \ --cc=Kelly.Zytaruk@amd.com \ --cc=allen.m.kay@intel.com \ --cc=anthony.perard@citrix.com \ --cc=anthony@codemonkey.ws \ --cc=pbonzini@redhat.com \ --cc=peter.maydell@linaro.org \ --cc=qemu-devel@nongnu.org \ --cc=stefano.stabellini@eu.citrix.com \ --cc=tiejun.chen@intel.com \ --cc=xen-devel@lists.xensource.com \ --cc=yang.z.zhang@intel.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.