From: Bjorn Helgaas <bhelgaas@google.com>
To: Jesper Nilsson <jesper.nilsson@axis.com>,
Niklas Cassel <niklas.cassel@axis.com>
Cc: linux-pci@vger.kernel.org, linux-arm-kernel@axis.com
Subject: [PATCH 2/8] PCI: artpec6: Add register accessors
Date: Fri, 07 Oct 2016 11:32:45 -0500 [thread overview]
Message-ID: <20161007163244.24751.48694.stgit@bhelgaas-glaptop2.roam.corp.google.com> (raw)
In-Reply-To: <20161007163233.24751.17505.stgit@bhelgaas-glaptop2.roam.corp.google.com>
Add device-specific register accessors for consistency across host
drivers. No functional change intended.
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
---
drivers/pci/host/pcie-artpec6.c | 43 +++++++++++++++++++++++++--------------
1 file changed, 28 insertions(+), 15 deletions(-)
diff --git a/drivers/pci/host/pcie-artpec6.c b/drivers/pci/host/pcie-artpec6.c
index 55f69eb..6cfd7a5 100644
--- a/drivers/pci/host/pcie-artpec6.c
+++ b/drivers/pci/host/pcie-artpec6.c
@@ -65,6 +65,19 @@ struct artpec6_pcie {
#define ARTPEC6_CPU_TO_BUS_ADDR 0x0fffffff
+static u32 artpec6_readl(struct artpec6_pcie *artpec6, u32 offset)
+{
+ u32 val;
+
+ regmap_read(artpec6->regmap, offset, &val);
+ return val;
+}
+
+static void artpec6_writel(struct artpec6_pcie *artpec6, u32 offset, u32 val)
+{
+ regmap_write(artpec6->regmap, offset, val);
+}
+
static int artpec6_pcie_establish_link(struct pcie_port *pp)
{
struct artpec6_pcie *artpec6 = to_artpec6_pcie(pp);
@@ -72,11 +85,11 @@ static int artpec6_pcie_establish_link(struct pcie_port *pp)
unsigned int retries;
/* Hold DW core in reset */
- regmap_read(artpec6->regmap, PCIECFG, &val);
+ val = artpec6_readl(artpec6, PCIECFG);
val |= PCIECFG_CORE_RESET_REQ;
- regmap_write(artpec6->regmap, PCIECFG, val);
+ artpec6_writel(artpec6, PCIECFG, val);
- regmap_read(artpec6->regmap, PCIECFG, &val);
+ val = artpec6_readl(artpec6, PCIECFG);
val |= PCIECFG_RISRCREN | /* Receiver term. 50 Ohm */
PCIECFG_MODE_TX_DRV_EN |
PCIECFG_CISRREN | /* Reference clock term. 100 Ohm */
@@ -84,27 +97,27 @@ static int artpec6_pcie_establish_link(struct pcie_port *pp)
val |= PCIECFG_REFCLK_ENABLE;
val &= ~PCIECFG_DBG_OEN;
val &= ~PCIECFG_CLKREQ_B;
- regmap_write(artpec6->regmap, PCIECFG, val);
+ artpec6_writel(artpec6, PCIECFG, val);
usleep_range(5000, 6000);
- regmap_read(artpec6->regmap, NOCCFG, &val);
+ val = artpec6_readl(artpec6, NOCCFG);
val |= NOCCFG_ENABLE_CLK_PCIE;
- regmap_write(artpec6->regmap, NOCCFG, val);
+ artpec6_writel(artpec6, NOCCFG, val);
usleep_range(20, 30);
- regmap_read(artpec6->regmap, PCIECFG, &val);
+ val = artpec6_readl(artpec6, PCIECFG);
val |= PCIECFG_PCLK_ENABLE | PCIECFG_PLL_ENABLE;
- regmap_write(artpec6->regmap, PCIECFG, val);
+ artpec6_writel(artpec6, PCIECFG, val);
usleep_range(6000, 7000);
- regmap_read(artpec6->regmap, NOCCFG, &val);
+ val = artpec6_readl(artpec6, NOCCFG);
val &= ~NOCCFG_POWER_PCIE_IDLEREQ;
- regmap_write(artpec6->regmap, NOCCFG, val);
+ artpec6_writel(artpec6, NOCCFG, val);
retries = 50;
do {
usleep_range(1000, 2000);
- regmap_read(artpec6->regmap, NOCCFG, &val);
+ val = artpec6_readl(artpec6, NOCCFG);
retries--;
} while (retries &&
(val & (NOCCFG_POWER_PCIE_IDLEACK | NOCCFG_POWER_PCIE_IDLE)));
@@ -117,9 +130,9 @@ static int artpec6_pcie_establish_link(struct pcie_port *pp)
} while (retries && !(val & PHY_COSPLLLOCK));
/* Take DW core out of reset */
- regmap_read(artpec6->regmap, PCIECFG, &val);
+ val = artpec6_readl(artpec6, PCIECFG);
val &= ~PCIECFG_CORE_RESET_REQ;
- regmap_write(artpec6->regmap, PCIECFG, val);
+ artpec6_writel(artpec6, PCIECFG, val);
usleep_range(100, 200);
/*
@@ -137,9 +150,9 @@ static int artpec6_pcie_establish_link(struct pcie_port *pp)
dw_pcie_setup_rc(pp);
/* assert LTSSM enable */
- regmap_read(artpec6->regmap, PCIECFG, &val);
+ val = artpec6_readl(artpec6, PCIECFG);
val |= PCIECFG_LTSSM_ENABLE;
- regmap_write(artpec6->regmap, PCIECFG, val);
+ artpec6_writel(artpec6, PCIECFG, val);
/* check if the link is up or not */
if (!dw_pcie_wait_for_link(pp))
next prev parent reply other threads:[~2016-10-07 16:32 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-10-07 16:32 [PATCH 1/8] PCI: artpec6: Name private struct pointer "artpec6" consistently Bjorn Helgaas
2016-10-07 16:32 ` Bjorn Helgaas [this message]
2016-10-08 7:41 ` [PATCH 2/8] PCI: artpec6: Add register accessors Jesper Nilsson
2016-10-07 16:32 ` [PATCH 3/8] PCI: artpec6: Pass device-specific struct to internal functions Bjorn Helgaas
2016-10-08 7:41 ` Jesper Nilsson
2016-10-07 16:33 ` [PATCH 4/8] PCI: artpec6: Add resource name comments Bjorn Helgaas
2016-10-08 7:42 ` Jesper Nilsson
2016-10-07 16:33 ` [PATCH 5/8] PCI: artpec6: Remove unnecessary artpec6_pcie_link_up() Bjorn Helgaas
2016-10-08 7:53 ` Jesper Nilsson
2016-10-07 16:33 ` [PATCH 6/8] PCI: artpec6: Use dw_pcie_readl_rc() and dw_pcie_pcie_writel_rc() Bjorn Helgaas
2016-10-08 7:53 ` Jesper Nilsson
2016-10-07 16:33 ` [PATCH 7/8] PCI: artpec6: Add local struct device pointers Bjorn Helgaas
2016-10-08 7:54 ` Jesper Nilsson
2016-10-07 16:33 ` [PATCH 8/8] PCI: artpec6: Remove unused platform data Bjorn Helgaas
2016-10-08 8:13 ` Jesper Nilsson
2016-10-08 7:40 ` [PATCH 1/8] PCI: artpec6: Name private struct pointer "artpec6" consistently Jesper Nilsson
2016-10-10 17:28 ` Bjorn Helgaas
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20161007163244.24751.48694.stgit@bhelgaas-glaptop2.roam.corp.google.com \
--to=bhelgaas@google.com \
--cc=jesper.nilsson@axis.com \
--cc=linux-arm-kernel@axis.com \
--cc=linux-pci@vger.kernel.org \
--cc=niklas.cassel@axis.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.