All of lore.kernel.org
 help / color / mirror / Atom feed
From: Stafford Horne <shorne@gmail.com>
To: Richard Henderson <rth@twiddle.net>
Cc: Jia Liu <proljc@gmail.com>,
	qemu-devel@nongnu.org, openrisc@lists.librecores.org
Subject: Re: [Qemu-devel] [PATCH] target-openrisc: Fix exception handling status registers
Date: Wed, 25 Jan 2017 21:34:30 +0900	[thread overview]
Message-ID: <20170125123430.GG7836@lianli.shorne-pla.net> (raw)
In-Reply-To: <01f7a18d-f4f5-18f3-0932-b32c06ad0b0c@twiddle.net>

[-- Attachment #1: Type: text/plain, Size: 2323 bytes --]

On Tue, Jan 24, 2017 at 10:32:03AM -0800, Richard Henderson wrote:
> On 01/24/2017 02:26 AM, Stafford Horne wrote:
> > If you are having problems booting, both mainline (4.10-rc5) and
> > linux-next (i.e. next-201701124) should be able to boot. i.e.
> > 
> >   export ARCH=openrisc
> >   make defconfig   # defconfig works fine on qemu
> > 
> >   # make any updates to CONFIG_CROSS_COMPILE needed
> >   make
> > 
> >   # start qemu
> >   qemu-system-or32  -cpu or1200 -M or32-sim -kernel $LINUX/vmlinux \
> >    -serial stdio -nographic -monitor none
> > 
> > I just ran those commands with linu-next and my qemu patches and the
> > kernel can boot, but note fails to find init due to config missing
> > initramfs, which I figure you know thats expected.
> > 
> > Let me know what you tried and what problem you are having.
> 
> I've tried booting linux-next and mainline, both from yesterday.
> 
> According to the trace from qemu (-D z -d in_asm,exec), I execute
> 
> ./or32-softmmu/qemu-system-or32 -cpu or1200 -M or32-sim \
>     -kernel ~/work/linux/bld-or/vmlinux -append console=ttyS0 \
>     -serial stdio -nographic -monitor none \
>     -D z -d in_asm,exec,int,op_opt
> 
> ...
> Trace 0x7f501130a880 [0: c036c650] setup_cpuinfo
> Trace 0x7f501130a990 [0: c036c65c] setup_cpuinfo
> Trace 0x7f501130aaa0 [0: c0069774] panic
> ...
> Trace 0x7f5011312b70 [0: 000001fc]
> Trace 0x7f5011312b70 [0: 000001fc]
> 
> That last block repeats forever.
> 
> The qemu I'm using is
> 
>   git://github.com/rth7680/qemu.git tgt-or1k-2
> 
> which has your patch, l.lwa/swa, and a cleanup to the disassembly trace.
> 
> Looking at the kernel source I would hazard a guess that it's
> 
> >         cpu = of_find_compatible_node(NULL, NULL, "opencores,or1200-rtlsvn481");
> >         if (!cpu)
> >                 panic("No compatible CPU found in device tree...\n");
> 
> which suggests some large configuration error.

Hmm, I just tried your qemu branch and mine:

  git@github.com:stffrdhrn/qemu.git or1k-fix-sigill

Both of them were able to boot fine.

The opencores,or1200-rtlsvn481 cpu node is in the or1ksim device tree
definition.  Are you sure your kernel config has this in it?

  CONFIG_OPENRISC_BUILTIN_DTB="or1ksim"

Could you send your kernel config?

I have attached mine, just in case.  For next-20170124

-Stafford

[-- Attachment #2: config.or1k-next-20170124.gz --]
[-- Type: application/gzip, Size: 7343 bytes --]

WARNING: multiple messages have this Message-ID (diff)
From: Stafford Horne <shorne@gmail.com>
To: openrisc@lists.librecores.org
Subject: [OpenRISC] [Qemu-devel] [PATCH] target-openrisc: Fix exception handling status registers
Date: Wed, 25 Jan 2017 21:34:30 +0900	[thread overview]
Message-ID: <20170125123430.GG7836@lianli.shorne-pla.net> (raw)
In-Reply-To: <01f7a18d-f4f5-18f3-0932-b32c06ad0b0c@twiddle.net>

On Tue, Jan 24, 2017 at 10:32:03AM -0800, Richard Henderson wrote:
> On 01/24/2017 02:26 AM, Stafford Horne wrote:
> > If you are having problems booting, both mainline (4.10-rc5) and
> > linux-next (i.e. next-201701124) should be able to boot. i.e.
> > 
> >   export ARCH=openrisc
> >   make defconfig   # defconfig works fine on qemu
> > 
> >   # make any updates to CONFIG_CROSS_COMPILE needed
> >   make
> > 
> >   # start qemu
> >   qemu-system-or32  -cpu or1200 -M or32-sim -kernel $LINUX/vmlinux \
> >    -serial stdio -nographic -monitor none
> > 
> > I just ran those commands with linu-next and my qemu patches and the
> > kernel can boot, but note fails to find init due to config missing
> > initramfs, which I figure you know thats expected.
> > 
> > Let me know what you tried and what problem you are having.
> 
> I've tried booting linux-next and mainline, both from yesterday.
> 
> According to the trace from qemu (-D z -d in_asm,exec), I execute
> 
> ./or32-softmmu/qemu-system-or32 -cpu or1200 -M or32-sim \
>     -kernel ~/work/linux/bld-or/vmlinux -append console=ttyS0 \
>     -serial stdio -nographic -monitor none \
>     -D z -d in_asm,exec,int,op_opt
> 
> ...
> Trace 0x7f501130a880 [0: c036c650] setup_cpuinfo
> Trace 0x7f501130a990 [0: c036c65c] setup_cpuinfo
> Trace 0x7f501130aaa0 [0: c0069774] panic
> ...
> Trace 0x7f5011312b70 [0: 000001fc]
> Trace 0x7f5011312b70 [0: 000001fc]
> 
> That last block repeats forever.
> 
> The qemu I'm using is
> 
>   git://github.com/rth7680/qemu.git tgt-or1k-2
> 
> which has your patch, l.lwa/swa, and a cleanup to the disassembly trace.
> 
> Looking at the kernel source I would hazard a guess that it's
> 
> >         cpu = of_find_compatible_node(NULL, NULL, "opencores,or1200-rtlsvn481");
> >         if (!cpu)
> >                 panic("No compatible CPU found in device tree...\n");
> 
> which suggests some large configuration error.

Hmm, I just tried your qemu branch and mine:

  git at github.com:stffrdhrn/qemu.git or1k-fix-sigill

Both of them were able to boot fine.

The opencores,or1200-rtlsvn481 cpu node is in the or1ksim device tree
definition.  Are you sure your kernel config has this in it?

  CONFIG_OPENRISC_BUILTIN_DTB="or1ksim"

Could you send your kernel config?

I have attached mine, just in case.  For next-20170124

-Stafford
-------------- next part --------------
A non-text attachment was scrubbed...
Name: config.or1k-next-20170124.gz
Type: application/gzip
Size: 7343 bytes
Desc: not available
URL: <http://lists.librecores.org/pipermail/openrisc/attachments/20170125/0fea0c3a/attachment.bin>

  reply	other threads:[~2017-01-25 12:34 UTC|newest]

Thread overview: 45+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-01-13 21:57 [OpenRISC] [PATCH] target-openrisc: Fix exception handling status registers Stafford Horne
2017-01-13 22:02 ` Stafford Horne
2017-01-14  4:29   ` Jia Liu
2017-01-14  8:04     ` [Qemu-devel] " Stafford Horne
2017-01-14  8:04       ` [OpenRISC] " Stafford Horne
2017-01-20 16:39       ` [Qemu-devel] " Stafford Horne
2017-01-20 16:39         ` [OpenRISC] " Stafford Horne
2017-01-23 18:08         ` [Qemu-devel] " Richard Henderson
2017-01-23 18:08           ` [OpenRISC] " Richard Henderson
2017-01-24 10:26           ` Stafford Horne
2017-01-24 10:26             ` [OpenRISC] " Stafford Horne
2017-01-24 18:32             ` Richard Henderson
2017-01-24 18:32               ` [OpenRISC] " Richard Henderson
2017-01-25 12:34               ` Stafford Horne [this message]
2017-01-25 12:34                 ` Stafford Horne
2017-01-25 17:27                 ` Richard Henderson
2017-01-25 17:27                   ` [OpenRISC] " Richard Henderson
2017-01-26 13:12                   ` Stafford Horne
2017-01-26 13:12                     ` [OpenRISC] " Stafford Horne
2017-01-26 17:26                     ` Richard Henderson
2017-01-26 17:26                       ` [OpenRISC] " Richard Henderson
2017-01-26 22:01                       ` Stafford Horne
2017-01-26 22:01                         ` [OpenRISC] " Stafford Horne
2017-02-01 10:04                       ` Stafford Horne
2017-02-01 10:04                         ` [OpenRISC] " Stafford Horne
2017-02-01 18:15                         ` Richard Henderson
2017-02-01 18:15                           ` [OpenRISC] " Richard Henderson
2017-02-02 14:34                           ` Stafford Horne
2017-02-02 14:34                             ` [OpenRISC] " Stafford Horne
2017-02-03 15:14                             ` Stafford Horne
2017-02-03 15:14                               ` [OpenRISC] " Stafford Horne
2017-02-07  2:36                               ` Richard Henderson
2017-02-07  2:36                                 ` [OpenRISC] " Richard Henderson
2017-02-06 20:44                             ` Richard Henderson
2017-02-07  0:31                               ` Stafford Horne
2017-02-07  5:48                                 ` Richard Henderson
2017-02-07  5:53                         ` Richard Henderson
2017-02-07  5:53                           ` [OpenRISC] " Richard Henderson
2017-02-08 14:01                           ` Stafford Horne
2017-02-08 14:01                             ` [OpenRISC] " Stafford Horne
2017-02-08 16:38                             ` Stafford Horne
2017-02-08 16:38                               ` [OpenRISC] " Stafford Horne
2017-02-08 20:38                             ` Richard Henderson
2017-02-08 20:38                               ` [OpenRISC] " Richard Henderson
2017-01-13 22:00 Stafford Horne

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20170125123430.GG7836@lianli.shorne-pla.net \
    --to=shorne@gmail.com \
    --cc=openrisc@lists.librecores.org \
    --cc=proljc@gmail.com \
    --cc=qemu-devel@nongnu.org \
    --cc=rth@twiddle.net \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.