From: Icenowy Zheng <icenowy-ymACFijhrKM@public.gmane.org> To: Maxime Ripard <maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>, Chen-Yu Tsai <wens-jdAy2FN1RRM@public.gmane.org>, Russell King <linux-I+IVW8TIWO2tmTQ+vhA3Yw@public.gmane.org>, Catalin Marinas <catalin.marinas-5wv7dgnIgG8@public.gmane.org>, Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org>, Mark Brown <broonie-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>, Jaroslav Kysela <perex-/Fr2/VpizcU@public.gmane.org>, Andre Przywara <andre.przywara-5wv7dgnIgG8@public.gmane.org> Cc: linux-clk-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, alsa-devel-K7yf7f+aM1XWsZ/bQMPhNw@public.gmane.org, linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org, Icenowy Zheng <icenowy-ymACFijhrKM@public.gmane.org> Subject: [PATCH v4 1/9] arm64: allwinner: Kconfig: add essential pinctrl driver for H5 Date: Wed, 8 Feb 2017 02:30:34 +0800 [thread overview] Message-ID: <20170207183042.62699-2-icenowy@aosc.xyz> (raw) In-Reply-To: <20170207183042.62699-1-icenowy-ymACFijhrKM@public.gmane.org> H5 SoC has two pin controllers, one (in user manual called "CPUx") needs a slightly advanced driver, and the other (called "CPUs") is just equal to the on in H3, and the H3 driver can be just reused. Select the two necessary pinctrl drivers when building kernel for Allwinner SoCs. Also add H5 in the option's description. Signed-off-by: Icenowy Zheng <icenowy-ymACFijhrKM@public.gmane.org> --- arch/arm64/Kconfig.platforms | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-) diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms index 715ef1256838..e11523d204b5 100644 --- a/arch/arm64/Kconfig.platforms +++ b/arch/arm64/Kconfig.platforms @@ -5,8 +5,11 @@ config ARCH_SUNXI select GENERIC_IRQ_CHIP select PINCTRL select PINCTRL_SUN50I_A64 + select PINCTRL_SUN50I_H5 + select PINCTRL_SUN8I_H3_R help - This enables support for Allwinner sunxi based SoCs like the A64. + This enables support for Allwinner sunxi based SoCs like the A64 + and H5. config ARCH_ALPINE bool "Annapurna Labs Alpine platform" -- 2.11.0
WARNING: multiple messages have this Message-ID (diff)
From: icenowy@aosc.xyz (Icenowy Zheng) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 1/9] arm64: allwinner: Kconfig: add essential pinctrl driver for H5 Date: Wed, 8 Feb 2017 02:30:34 +0800 [thread overview] Message-ID: <20170207183042.62699-2-icenowy@aosc.xyz> (raw) In-Reply-To: <20170207183042.62699-1-icenowy@aosc.xyz> H5 SoC has two pin controllers, one (in user manual called "CPUx") needs a slightly advanced driver, and the other (called "CPUs") is just equal to the on in H3, and the H3 driver can be just reused. Select the two necessary pinctrl drivers when building kernel for Allwinner SoCs. Also add H5 in the option's description. Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz> --- arch/arm64/Kconfig.platforms | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-) diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms index 715ef1256838..e11523d204b5 100644 --- a/arch/arm64/Kconfig.platforms +++ b/arch/arm64/Kconfig.platforms @@ -5,8 +5,11 @@ config ARCH_SUNXI select GENERIC_IRQ_CHIP select PINCTRL select PINCTRL_SUN50I_A64 + select PINCTRL_SUN50I_H5 + select PINCTRL_SUN8I_H3_R help - This enables support for Allwinner sunxi based SoCs like the A64. + This enables support for Allwinner sunxi based SoCs like the A64 + and H5. config ARCH_ALPINE bool "Annapurna Labs Alpine platform" -- 2.11.0
next prev parent reply other threads:[~2017-02-07 18:30 UTC|newest] Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-02-07 18:30 [PATCH v4 0/9] Allwinner H5 and Orange Pi PC2 support Icenowy Zheng 2017-02-07 18:30 ` Icenowy Zheng 2017-02-07 18:30 ` [PATCH v4 2/9] clk: sunxi-ng: rename sun8i-h3 driver to sunxi-h3-h5 Icenowy Zheng 2017-02-07 18:30 ` Icenowy Zheng 2017-02-08 8:01 ` Maxime Ripard 2017-02-08 8:01 ` Maxime Ripard 2017-02-08 8:01 ` Maxime Ripard [not found] ` <20170207183042.62699-1-icenowy-ymACFijhrKM@public.gmane.org> 2017-02-07 18:30 ` Icenowy Zheng [this message] 2017-02-07 18:30 ` [PATCH v4 1/9] arm64: allwinner: Kconfig: add essential pinctrl driver for H5 Icenowy Zheng 2017-02-07 18:30 ` [PATCH v4 3/9] clk: sunxi-ng: add support for Allwinner H5 SoC Icenowy Zheng 2017-02-07 18:30 ` Icenowy Zheng 2017-02-08 8:00 ` Maxime Ripard 2017-02-08 8:00 ` Maxime Ripard 2017-02-08 8:00 ` Maxime Ripard 2017-02-07 18:30 ` [PATCH v4 4/9] ARM: dts: sun8i: convert H3 dtsi to use new sunxi-h3-h5 binding header Icenowy Zheng 2017-02-07 18:30 ` Icenowy Zheng 2017-02-07 18:30 ` [PATCH v4 5/9] dt-bindings: remove transitional headers for Allwinner H3 CCU Icenowy Zheng 2017-02-07 18:30 ` Icenowy Zheng 2017-02-08 8:00 ` Maxime Ripard 2017-02-08 8:00 ` Maxime Ripard 2017-02-08 8:00 ` Maxime Ripard 2017-02-07 18:30 ` [PATCH v4 6/9] arm: dts: sun8i: split Allwinner H3 .dtsi Icenowy Zheng 2017-02-07 18:30 ` Icenowy Zheng 2017-02-07 18:30 ` [PATCH v4 7/9] ASoC: sunxi: allow the analog codec driver to be built on ARM64 Icenowy Zheng 2017-02-07 18:30 ` Icenowy Zheng 2017-02-07 18:30 ` [PATCH v4 8/9] arm64: dts: allwinner: add Allwinner H5 .dtsi Icenowy Zheng 2017-02-07 18:30 ` Icenowy Zheng 2017-02-07 18:30 ` [PATCH v4 9/9] arm64: dts: sunxi: add support for the Orange Pi PC 2 board Icenowy Zheng 2017-02-07 18:30 ` Icenowy Zheng
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20170207183042.62699-2-icenowy@aosc.xyz \ --to=icenowy-ymacfijhrkm@public.gmane.org \ --cc=alsa-devel-K7yf7f+aM1XWsZ/bQMPhNw@public.gmane.org \ --cc=andre.przywara-5wv7dgnIgG8@public.gmane.org \ --cc=broonie-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \ --cc=catalin.marinas-5wv7dgnIgG8@public.gmane.org \ --cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=linux-I+IVW8TIWO2tmTQ+vhA3Yw@public.gmane.org \ --cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \ --cc=linux-clk-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org \ --cc=maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org \ --cc=perex-/Fr2/VpizcU@public.gmane.org \ --cc=wens-jdAy2FN1RRM@public.gmane.org \ --cc=will.deacon-5wv7dgnIgG8@public.gmane.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.