From: Patchwork <patchwork@emeril.freedesktop.org>
To: Rodrigo Vivi <rodrigo.vivi@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✓ Fi.CI.BAT: success for DVFS v2
Date: Tue, 03 Oct 2017 07:42:03 -0000 [thread overview]
Message-ID: <20171003074203.18566.21900@emeril.freedesktop.org> (raw)
In-Reply-To: <20171003070614.18396-1-rodrigo.vivi@intel.com>
== Series Details ==
Series: DVFS v2
URL : https://patchwork.freedesktop.org/series/31305/
State : success
== Summary ==
Series 31305v1 DVFS v2
https://patchwork.freedesktop.org/api/1.0/series/31305/revisions/1/mbox/
Test kms_pipe_crc_basic:
Subgroup suspend-read-crc-pipe-b:
dmesg-warn -> PASS (fi-byt-j1900) fdo#101705
fdo#101705 https://bugs.freedesktop.org/show_bug.cgi?id=101705
fi-bdw-5557u total:289 pass:268 dwarn:0 dfail:0 fail:0 skip:21 time:463s
fi-bdw-gvtdvm total:289 pass:265 dwarn:0 dfail:0 fail:0 skip:24 time:476s
fi-blb-e6850 total:289 pass:224 dwarn:1 dfail:0 fail:0 skip:64 time:393s
fi-bsw-n3050 total:289 pass:243 dwarn:0 dfail:0 fail:0 skip:46 time:575s
fi-bwr-2160 total:289 pass:184 dwarn:0 dfail:0 fail:0 skip:105 time:288s
fi-bxt-dsi total:289 pass:259 dwarn:0 dfail:0 fail:0 skip:30 time:527s
fi-bxt-j4205 total:289 pass:260 dwarn:0 dfail:0 fail:0 skip:29 time:542s
fi-byt-j1900 total:289 pass:255 dwarn:0 dfail:0 fail:0 skip:34 time:546s
fi-byt-n2820 total:289 pass:250 dwarn:1 dfail:0 fail:0 skip:38 time:522s
fi-cfl-s total:289 pass:256 dwarn:1 dfail:0 fail:0 skip:32 time:564s
fi-cnl-y total:289 pass:261 dwarn:1 dfail:0 fail:0 skip:27 time:608s
fi-elk-e7500 total:289 pass:230 dwarn:0 dfail:0 fail:0 skip:59 time:437s
fi-glk-1 total:289 pass:258 dwarn:3 dfail:0 fail:0 skip:28 time:594s
fi-hsw-4770 total:289 pass:263 dwarn:0 dfail:0 fail:0 skip:26 time:438s
fi-hsw-4770r total:289 pass:263 dwarn:0 dfail:0 fail:0 skip:26 time:417s
fi-ilk-650 total:289 pass:229 dwarn:0 dfail:0 fail:0 skip:60 time:461s
fi-ivb-3520m total:289 pass:261 dwarn:0 dfail:0 fail:0 skip:28 time:509s
fi-ivb-3770 total:289 pass:261 dwarn:0 dfail:0 fail:0 skip:28 time:481s
fi-kbl-7500u total:289 pass:264 dwarn:1 dfail:0 fail:0 skip:24 time:497s
fi-kbl-7560u total:289 pass:270 dwarn:0 dfail:0 fail:0 skip:19 time:576s
fi-kbl-7567u total:289 pass:265 dwarn:4 dfail:0 fail:0 skip:20 time:491s
fi-kbl-r total:289 pass:262 dwarn:0 dfail:0 fail:0 skip:27 time:588s
fi-pnv-d510 total:289 pass:223 dwarn:1 dfail:0 fail:0 skip:65 time:662s
fi-skl-6260u total:289 pass:269 dwarn:0 dfail:0 fail:0 skip:20 time:478s
fi-skl-6700k total:289 pass:265 dwarn:0 dfail:0 fail:0 skip:24 time:536s
fi-skl-6770hq total:289 pass:269 dwarn:0 dfail:0 fail:0 skip:20 time:513s
fi-skl-gvtdvm total:289 pass:266 dwarn:0 dfail:0 fail:0 skip:23 time:480s
fi-snb-2520m total:289 pass:251 dwarn:0 dfail:0 fail:0 skip:38 time:583s
fi-snb-2600 total:289 pass:250 dwarn:0 dfail:0 fail:0 skip:39 time:430s
14f3207683e165f826d0e5861944fc6f39e8e20f drm-tip: 2017y-10m-02d-20h-23m-38s UTC integration manifest
81970172d010 drm/i915: Make DVFS more generic and document them.
528de806792f drm/i915/cnl: When disabling pll put dvfs back to cdclk requirement.
48724aeb5fe0 drm/i915/cnl: Only request voltage frequency switching when needed.
3fe6bdf64a86 drm/i915/cnl: Unify dvfs level selection.
7dfe8070c792 drm/i915/cnl: Invert dvfs default level.
fc81405bc60d drm/i915/cnl: DVFS for PLL disabling
9125f204b5fd drm/i915/cnl: DVFS for PLL enabling
acffc9e24174 drm/i915/cnl: Expose DVFS change functions
749f88976985 drm/i915/cnl: extract cnl_dvfs_{pre, post}_change
5e8a2d60c7bb drm/i915: Unify and export gen9+ port_clock calculation.
d891284af1b8 drm/i915/skl: Extract skl_calc_pll_link following bxt, cnl style.
e7d0e3961889 drm/i915/cnl: Extract cnl_calc_pll_link following bxt style.
72371e0a619f drm/i915: Let's use more enum intel_dpll_id pll_id.
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_5875/
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2017-10-03 7:42 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-10-03 7:06 [PATCH 00/13] DVFS v2 Rodrigo Vivi
2017-10-03 7:06 ` [PATCH 01/13] drm/i915: Let's use more enum intel_dpll_id pll_id Rodrigo Vivi
2017-10-03 9:33 ` Mika Kahola
2017-10-03 7:06 ` [PATCH 02/13] drm/i915/cnl: Extract cnl_calc_pll_link following bxt style Rodrigo Vivi
2017-10-03 10:00 ` Mika Kahola
2017-10-03 7:06 ` [PATCH 03/13] drm/i915/skl: Extract skl_calc_pll_link following bxt, cnl style Rodrigo Vivi
2017-10-03 13:18 ` Mika Kahola
2017-10-03 7:06 ` [PATCH 04/13] drm/i915: Unify and export gen9+ port_clock calculation Rodrigo Vivi
2017-10-04 6:39 ` Mika Kahola
2017-10-04 19:38 ` Rodrigo Vivi
2017-10-04 21:26 ` Rodrigo Vivi
2017-10-05 10:49 ` Mika Kahola
2017-10-03 7:06 ` [PATCH 05/13] drm/i915/cnl: extract cnl_dvfs_{pre, post}_change Rodrigo Vivi
2017-10-04 21:58 ` Ausmus, James
2017-10-04 22:05 ` Manasi Navare
2017-10-03 7:06 ` [PATCH 06/13] drm/i915/cnl: Expose DVFS change functions Rodrigo Vivi
2017-10-04 22:07 ` Manasi Navare
2017-10-03 7:06 ` [PATCH 07/13] drm/i915/cnl: DVFS for PLL enabling Rodrigo Vivi
2017-10-04 22:22 ` Manasi Navare
2017-10-17 15:44 ` Ville Syrjälä
2017-10-17 16:47 ` Rodrigo Vivi
2017-10-17 17:23 ` Ville Syrjälä
2017-10-17 17:45 ` Rodrigo Vivi
2017-10-17 18:02 ` Ville Syrjälä
2017-10-17 20:36 ` Ville Syrjälä
2017-10-17 23:23 ` Rodrigo Vivi
2017-10-18 13:23 ` Ville Syrjälä
2017-10-03 7:06 ` [PATCH 08/13] drm/i915/cnl: DVFS for PLL disabling Rodrigo Vivi
2017-10-04 22:23 ` Manasi Navare
2017-10-03 7:06 ` [PATCH 09/13] drm/i915/cnl: Invert dvfs default level Rodrigo Vivi
2017-10-04 9:46 ` Mika Kahola
2017-10-04 19:36 ` Rodrigo Vivi
2017-10-04 22:40 ` Manasi Navare
2017-10-04 23:03 ` Manasi Navare
2017-10-03 7:06 ` [PATCH 10/13] drm/i915/cnl: Unify dvfs level selection Rodrigo Vivi
2017-10-04 13:20 ` Mika Kahola
2017-10-05 14:59 ` Rodrigo Vivi
2017-10-18 18:22 ` Paulo Zanoni
2017-10-03 7:06 ` [PATCH 11/13] drm/i915/cnl: Only request voltage frequency switching when needed Rodrigo Vivi
2017-10-05 12:07 ` Mika Kahola
2017-10-05 15:00 ` Rodrigo Vivi
2017-10-03 7:06 ` [PATCH 12/13] drm/i915/cnl: When disabling pll put dvfs back to cdclk requirement Rodrigo Vivi
2017-10-03 7:06 ` [PATCH 13/13] drm/i915: Make DVFS more generic and document them Rodrigo Vivi
2017-10-03 7:42 ` Patchwork [this message]
2017-10-03 9:07 ` ✗ Fi.CI.IGT: warning for DVFS v2 Patchwork
2017-10-03 19:51 ` ✓ Fi.CI.BAT: success " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171003074203.18566.21900@emeril.freedesktop.org \
--to=patchwork@emeril.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=rodrigo.vivi@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.