All of lore.kernel.org
 help / color / mirror / Atom feed
From: laurentiu.tudor at nxp.com <laurentiu.tudor@nxp.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v8 0/8] NXP LS1046A SMMU enabling patches
Date: Thu,  9 Aug 2018 15:19:41 +0300	[thread overview]
Message-ID: <20180809121949.17305-1-laurentiu.tudor@nxp.com> (raw)

From: Laurentiu Tudor <laurentiu.tudor@nxp.com>

This patch series adds the required devices setup and device tree
fixups for SMMU enablement on NXP LS1046A chips. The approach taken
tries to mimic the implementation of PAMU LIODN setup on booke powerpc.

First 4 patches contain some fixes and add some missing bits & pieces.
Last 4 patches add the actual infrastructure for ICID setup, qman
portals, fman ICID and SEC configuration.

Changes in v8:
 - fix link error introduced by patch [6/8] on LS1043A targets:
	"drivers/built-in.o: relocation R_AARCH64_ADR_PREL_PG_HI21
	against external symbol `qp_info' can not be used when
	making a shared object;"
 - added missed "Reviewed-By:" tags except patch [6/8] which changed
 - compile tested all frescale boards with buildman

Changes in v7:
 - fix this build breakage introduced by patch [6/8] on booke ppc
   appearing with certain tool chain versions:
	"drivers/misc/fsl_portals.c: In function 'fdt_fixup_qportals':
	drivers/misc/fsl_portals.c:256:3: error: 'for' loop initial
	declarations are only allowed in C99 or C11 mode"
 - fixed linker error on LS1012A targets:
	"arch/arm/cpu/armv8/built-in.o: In function
	`fsl_lsch2_early_init_f':
	arch/arm/cpu/armv8/fsl-layerscape/soc.c:691:
	undefined reference to `set_icids'"

Changes in v6:
 - distinct ICIDs for all SEC blocks (Horia, Bharat)

Changes in v5:
 - use distinct ICID for SEC JRs (Horia, Bharat)
 - moved an #include in the file it's used (Horia)
 - fix broken compilation of multiple targets due to removal of SEC
   related config (Horia)
 - add a missing #include in qds board file
 - drop few uses of CONFIG_SYS_FMAN_V3 and consistently use
   CONFIG_SYS_DPAA_FMAN everywhere

Changes in v4:
 - added missing SEC ICID config
 - updated macro params to match arguments
 - supplemental comments

Changes in v3:
 - cleaner QMAN_BAR setup
 - moved SoC specific bits from generic ICID arch setup to board code

Changes in v2:
 - drop CONFIG_SYS_ prefix from newly introduced defines in patch [1/8]

Laurentiu Tudor (8):
  armv8: fsl-layerscape: add missing register blocks base address
    defines
  armv8: ls1046a: advertise QMan v3 in configuration
  misc: fsl_portals: setup QMAN_BAR{E} also on ARM platforms
  armv8: fsl-layerscape: add missing debug stream ID
  armv8: ls1046a: initial icid setup support
  armv8: ls1046a: add icid setup for qman portals
  armv8: ls1046a: setup fman ports ICIDs and device tree
  armv8: ls1046a: setup SEC ICIDs and fix up device tree

 arch/arm/cpu/armv8/fsl-layerscape/Makefile    |   1 +
 arch/arm/cpu/armv8/fsl-layerscape/icid.c      | 192 ++++++++++++++++++
 .../arm/cpu/armv8/fsl-layerscape/ls1046_ids.c |  89 ++++++++
 arch/arm/cpu/armv8/fsl-layerscape/soc.c       |   5 +
 .../include/asm/arch-fsl-layerscape/config.h  |   1 +
 .../asm/arch-fsl-layerscape/fsl_icid.h        | 115 +++++++++++
 .../asm/arch-fsl-layerscape/fsl_portals.h     |  24 +++
 .../asm/arch-fsl-layerscape/immap_lsch2.h     |  15 +-
 .../asm/arch-fsl-layerscape/stream_id_lsch2.h |   1 +
 board/freescale/ls1046aqds/ls1046aqds.c       |   3 +
 board/freescale/ls1046ardb/ls1046ardb.c       |   3 +
 drivers/misc/fsl_portals.c                    |  45 +++-
 12 files changed, 486 insertions(+), 8 deletions(-)
 create mode 100644 arch/arm/cpu/armv8/fsl-layerscape/icid.c
 create mode 100644 arch/arm/cpu/armv8/fsl-layerscape/ls1046_ids.c
 create mode 100644 arch/arm/include/asm/arch-fsl-layerscape/fsl_icid.h
 create mode 100644 arch/arm/include/asm/arch-fsl-layerscape/fsl_portals.h

-- 
2.17.1

             reply	other threads:[~2018-08-09 12:19 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-08-09 12:19 laurentiu.tudor at nxp.com [this message]
2018-08-09 12:19 ` [U-Boot] [PATCH v8 1/8] armv8: fsl-layerscape: add missing register blocks base address defines laurentiu.tudor at nxp.com
2018-08-13 16:31   ` York Sun
2018-08-09 12:19 ` [U-Boot] [PATCH v8 2/8] armv8: ls1046a: advertise QMan v3 in configuration laurentiu.tudor at nxp.com
2018-08-09 12:19 ` [U-Boot] [PATCH v8 3/8] misc: fsl_portals: setup QMAN_BAR{E} also on ARM platforms laurentiu.tudor at nxp.com
2018-08-09 12:19 ` [U-Boot] [PATCH v8 4/8] armv8: fsl-layerscape: add missing debug stream ID laurentiu.tudor at nxp.com
2018-08-09 12:19 ` [U-Boot] [PATCH v8 5/8] armv8: ls1046a: initial icid setup support laurentiu.tudor at nxp.com
2018-08-09 12:19 ` [U-Boot] [PATCH v8 6/8] armv8: ls1046a: add icid setup for qman portals laurentiu.tudor at nxp.com
2018-08-09 12:19 ` [U-Boot] [PATCH v8 7/8] armv8: ls1046a: setup fman ports ICIDs and device tree laurentiu.tudor at nxp.com
2018-08-09 12:19 ` [U-Boot] [PATCH v8 8/8] armv8: ls1046a: setup SEC ICIDs and fix up " laurentiu.tudor at nxp.com

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20180809121949.17305-1-laurentiu.tudor@nxp.com \
    --to=laurentiu.tudor@nxp.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.