From: kernel test robot <lkp@intel.com>
To: Dan Williams <dan.j.williams@intel.com>
Cc: kbuild-all@lists.01.org,
Alison Schofield <alison.schofield@intel.com>,
Vishal Verma <vishal.l.verma@intel.com>,
Ira Weiny <ira.weiny@intel.com>,
Ben Widawsky <ben.widawsky@intel.com>,
Dan Williams <dan.j.williams@intel.com>,
linux-kernel@vger.kernel.org
Subject: [cxl:preview 34/53] drivers/cxl/cxl.h:285:38: warning: 'struct pci_bus' declared inside parameter list will not be visible outside of this definition or declaration
Date: Sat, 22 Jan 2022 20:32:40 +0800 [thread overview]
Message-ID: <202201222055.733L3u7d-lkp@intel.com> (raw)
tree: https://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git preview
head: e675fabdbbcdb6e32dba688a20fb0bd42e0e2d5d
commit: 2b7a34a480122fb652df99554f6d59c5d9f3ef24 [34/53] cxl/core: Generalize dport enumeration in the core
config: arc-randconfig-r043-20220122 (https://download.01.org/0day-ci/archive/20220122/202201222055.733L3u7d-lkp@intel.com/config)
compiler: arceb-elf-gcc (GCC) 11.2.0
reproduce (this is a W=1 build):
wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross
chmod +x ~/bin/make.cross
# https://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git/commit/?id=2b7a34a480122fb652df99554f6d59c5d9f3ef24
git remote add cxl https://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git
git fetch --no-tags cxl preview
git checkout 2b7a34a480122fb652df99554f6d59c5d9f3ef24
# save the config file to linux build tree
mkdir build_dir
COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-11.2.0 make.cross O=build_dir ARCH=arc SHELL=/bin/bash drivers/
If you fix the issue, kindly add following tag as appropriate
Reported-by: kernel test robot <lkp@intel.com>
All warnings (new ones prefixed by >>):
In file included from drivers/cxl/cxlmem.h:7,
from drivers/cxl/core/pmem.c:6:
>> drivers/cxl/cxl.h:285:38: warning: 'struct pci_bus' declared inside parameter list will not be visible outside of this definition or declaration
285 | struct pci_bus *bus);
| ^~~~~~~
vim +285 drivers/cxl/cxl.h
24be641caabe25 Ben Widawsky 2021-12-01 281
42c377a63d21df Dan Williams 2022-01-05 282 bool is_cxl_port(struct device *dev);
4812be97c015bd Dan Williams 2021-06-09 283 struct cxl_port *to_cxl_port(struct device *dev);
7237f27228ec66 Dan Williams 2022-01-18 284 int devm_cxl_register_pci_bus(struct device *host, struct device *uport,
7237f27228ec66 Dan Williams 2022-01-18 @285 struct pci_bus *bus);
7237f27228ec66 Dan Williams 2022-01-18 286 struct pci_bus *cxl_port_to_pci_bus(struct cxl_port *port);
4812be97c015bd Dan Williams 2021-06-09 287 struct cxl_port *devm_cxl_add_port(struct device *host, struct device *uport,
4812be97c015bd Dan Williams 2021-06-09 288 resource_size_t component_reg_phys,
4812be97c015bd Dan Williams 2021-06-09 289 struct cxl_port *parent_port);
3c39e157b25e0c Dan Williams 2022-01-18 290 struct cxl_port *find_cxl_root(struct device *dev);
2b7a34a480122f Dan Williams 2022-01-18 291 struct cxl_dport *devm_cxl_add_dport(struct device *host, struct cxl_port *port,
2b7a34a480122f Dan Williams 2022-01-18 292 struct device *dport, int port_id,
2b7a34a480122f Dan Williams 2022-01-18 293 resource_size_t component_reg_phys);
40ba17afdfabb0 Dan Williams 2021-06-09 294 struct cxl_decoder *to_cxl_decoder(struct device *dev);
8fdcb1704f61a8 Dan Williams 2021-06-15 295 bool is_root_decoder(struct device *dev);
42c377a63d21df Dan Williams 2022-01-05 296 bool is_cxl_decoder(struct device *dev);
24be641caabe25 Ben Widawsky 2021-12-01 297 struct cxl_decoder *cxl_root_decoder_alloc(struct cxl_port *port,
24be641caabe25 Ben Widawsky 2021-12-01 298 unsigned int nr_targets);
24be641caabe25 Ben Widawsky 2021-12-01 299 struct cxl_decoder *cxl_switch_decoder_alloc(struct cxl_port *port,
24be641caabe25 Ben Widawsky 2021-12-01 300 unsigned int nr_targets);
48667f676189ec Dan Williams 2021-09-21 301 int cxl_decoder_add(struct cxl_decoder *cxld, int *target_map);
48667f676189ec Dan Williams 2021-09-21 302 int cxl_decoder_autoremove(struct device *host, struct cxl_decoder *cxld);
40ba17afdfabb0 Dan Williams 2021-06-09 303
:::::: The code at line 285 was first introduced by commit
:::::: 7237f27228ec660f73924f38e553e1d2b2ff65c4 cxl/port: Introduce cxl_port_to_pci_bus()
:::::: TO: Dan Williams <dan.j.williams@intel.com>
:::::: CC: Dan Williams <dan.j.williams@intel.com>
---
0-DAY CI Kernel Test Service, Intel Corporation
https://lists.01.org/hyperkitty/list/kbuild-all@lists.01.org
WARNING: multiple messages have this Message-ID (diff)
From: kernel test robot <lkp@intel.com>
To: kbuild-all@lists.01.org
Subject: [cxl:preview 34/53] drivers/cxl/cxl.h:285:38: warning: 'struct pci_bus' declared inside parameter list will not be visible outside of this definition or declaration
Date: Sat, 22 Jan 2022 20:32:40 +0800 [thread overview]
Message-ID: <202201222055.733L3u7d-lkp@intel.com> (raw)
[-- Attachment #1: Type: text/plain, Size: 4213 bytes --]
tree: https://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git preview
head: e675fabdbbcdb6e32dba688a20fb0bd42e0e2d5d
commit: 2b7a34a480122fb652df99554f6d59c5d9f3ef24 [34/53] cxl/core: Generalize dport enumeration in the core
config: arc-randconfig-r043-20220122 (https://download.01.org/0day-ci/archive/20220122/202201222055.733L3u7d-lkp(a)intel.com/config)
compiler: arceb-elf-gcc (GCC) 11.2.0
reproduce (this is a W=1 build):
wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross
chmod +x ~/bin/make.cross
# https://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git/commit/?id=2b7a34a480122fb652df99554f6d59c5d9f3ef24
git remote add cxl https://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxl.git
git fetch --no-tags cxl preview
git checkout 2b7a34a480122fb652df99554f6d59c5d9f3ef24
# save the config file to linux build tree
mkdir build_dir
COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-11.2.0 make.cross O=build_dir ARCH=arc SHELL=/bin/bash drivers/
If you fix the issue, kindly add following tag as appropriate
Reported-by: kernel test robot <lkp@intel.com>
All warnings (new ones prefixed by >>):
In file included from drivers/cxl/cxlmem.h:7,
from drivers/cxl/core/pmem.c:6:
>> drivers/cxl/cxl.h:285:38: warning: 'struct pci_bus' declared inside parameter list will not be visible outside of this definition or declaration
285 | struct pci_bus *bus);
| ^~~~~~~
vim +285 drivers/cxl/cxl.h
24be641caabe25 Ben Widawsky 2021-12-01 281
42c377a63d21df Dan Williams 2022-01-05 282 bool is_cxl_port(struct device *dev);
4812be97c015bd Dan Williams 2021-06-09 283 struct cxl_port *to_cxl_port(struct device *dev);
7237f27228ec66 Dan Williams 2022-01-18 284 int devm_cxl_register_pci_bus(struct device *host, struct device *uport,
7237f27228ec66 Dan Williams 2022-01-18 @285 struct pci_bus *bus);
7237f27228ec66 Dan Williams 2022-01-18 286 struct pci_bus *cxl_port_to_pci_bus(struct cxl_port *port);
4812be97c015bd Dan Williams 2021-06-09 287 struct cxl_port *devm_cxl_add_port(struct device *host, struct device *uport,
4812be97c015bd Dan Williams 2021-06-09 288 resource_size_t component_reg_phys,
4812be97c015bd Dan Williams 2021-06-09 289 struct cxl_port *parent_port);
3c39e157b25e0c Dan Williams 2022-01-18 290 struct cxl_port *find_cxl_root(struct device *dev);
2b7a34a480122f Dan Williams 2022-01-18 291 struct cxl_dport *devm_cxl_add_dport(struct device *host, struct cxl_port *port,
2b7a34a480122f Dan Williams 2022-01-18 292 struct device *dport, int port_id,
2b7a34a480122f Dan Williams 2022-01-18 293 resource_size_t component_reg_phys);
40ba17afdfabb0 Dan Williams 2021-06-09 294 struct cxl_decoder *to_cxl_decoder(struct device *dev);
8fdcb1704f61a8 Dan Williams 2021-06-15 295 bool is_root_decoder(struct device *dev);
42c377a63d21df Dan Williams 2022-01-05 296 bool is_cxl_decoder(struct device *dev);
24be641caabe25 Ben Widawsky 2021-12-01 297 struct cxl_decoder *cxl_root_decoder_alloc(struct cxl_port *port,
24be641caabe25 Ben Widawsky 2021-12-01 298 unsigned int nr_targets);
24be641caabe25 Ben Widawsky 2021-12-01 299 struct cxl_decoder *cxl_switch_decoder_alloc(struct cxl_port *port,
24be641caabe25 Ben Widawsky 2021-12-01 300 unsigned int nr_targets);
48667f676189ec Dan Williams 2021-09-21 301 int cxl_decoder_add(struct cxl_decoder *cxld, int *target_map);
48667f676189ec Dan Williams 2021-09-21 302 int cxl_decoder_autoremove(struct device *host, struct cxl_decoder *cxld);
40ba17afdfabb0 Dan Williams 2021-06-09 303
:::::: The code at line 285 was first introduced by commit
:::::: 7237f27228ec660f73924f38e553e1d2b2ff65c4 cxl/port: Introduce cxl_port_to_pci_bus()
:::::: TO: Dan Williams <dan.j.williams@intel.com>
:::::: CC: Dan Williams <dan.j.williams@intel.com>
---
0-DAY CI Kernel Test Service, Intel Corporation
https://lists.01.org/hyperkitty/list/kbuild-all(a)lists.01.org
next reply other threads:[~2022-01-22 12:34 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-01-22 12:32 kernel test robot [this message]
2022-01-22 12:32 ` [cxl:preview 34/53] drivers/cxl/cxl.h:285:38: warning: 'struct pci_bus' declared inside parameter list will not be visible outside of this definition or declaration kernel test robot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202201222055.733L3u7d-lkp@intel.com \
--to=lkp@intel.com \
--cc=alison.schofield@intel.com \
--cc=ben.widawsky@intel.com \
--cc=dan.j.williams@intel.com \
--cc=ira.weiny@intel.com \
--cc=kbuild-all@lists.01.org \
--cc=linux-kernel@vger.kernel.org \
--cc=vishal.l.verma@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.