From: Daniel Lezcano <daniel.lezcano@linaro.org> To: Sonny Rao <sonnyrao@chromium.org>, linux-arm-kernel@lists.infradead.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Doug Anderson <dianders@chromium.org>, Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>, Olof Johansson <olof@lixom.net>, Thomas Gleixner <tglx@linutronix.de>, Will Deacon <will.deacon@arm.com>, Catalin Marinas <catalin.marinas@arm.com>, Sudeep Holla <Sudeep.Holla@arm.com>, Mark Rutland <Mark.Rutland@arm.com>, Stephen Boyd <sboyd@codeaurora.org>, Marc Zyngier <marc.zyngier@arm.com>, pawel.moll@arm.com, ijc+devicetree@hellion.org.uk, galak@codeaurora.org, Nathan Lynch <Nathan_Lynch@mentor.com>, robh+dt@kernel.org Subject: Re: [PATCH v4] clocksource: arch_timer: Allow the device tree to specify uninitialized timer registers Date: Wed, 26 Nov 2014 13:49:42 +0100 [thread overview] Message-ID: <5475CC66.6080600@linaro.org> (raw) In-Reply-To: <1412753627-28287-1-git-send-email-sonnyrao@chromium.org> On 10/08/2014 09:33 AM, Sonny Rao wrote: > From: Doug Anderson <dianders@chromium.org> > > Some 32-bit (ARMv7) systems are architected like this: > > * The firmware doesn't know and doesn't care about hypervisor mode and > we don't want to add the complexity of hypervisor there. > > * The firmware isn't involved in SMP bringup or resume. > > * The ARCH timer come up with an uninitialized offset (CNTVOFF) > between the virtual and physical counters. Each core gets a > different random offset. > > * The device boots in "Secure SVC" mode. > > * Nothing has touched the reset value of CNTHCTL.PL1PCEN or > CNTHCTL.PL1PCTEN (both default to 1 at reset) > > On systems like the above, it doesn't make sense to use the virtual > counter. There's nobody managing the offset and each time a core goes > down and comes back up it will get reinitialized to some other random > value. > > This adds an optional property which can inform the kernel of this > situation, and firmware is free to remove the property if it is going > to initialize the CNTVOFF registers when each CPU comes out of reset. > > Currently, the best course of action in this case is to use the > physical timer, which is why it is important that CNTHCTL hasn't been > changed from its reset value and it's a reasonable assumption given > that the firmware has never entered HYP mode. > > Note that it's been said that on ARMv8 systems the firmware and > kernel really can't be architected as described above. That means > using the physical timer like this really only makes sense for ARMv7 > systems. > > Signed-off-by: Doug Anderson <dianders@chromium.org> > Signed-off-by: Sonny Rao <sonnyrao@chromium.org> > Reviewed-by: Mark Rutland <mark.rutland@arm.com> Acked-by: Daniel Lezcano <daniel.lezcano@linaro.org> I would be nice to have Catalin's ack. Thanks -- Daniel > --- > Changes in v2: > - Add "#ifdef CONFIG_ARM" as per Will Deacon > > Changes in v3: > - change property name to arm,cntvoff-not-fw-configured and specify > that the value of CNTHCTL.PL1PC(T)EN must still be the reset value > of 1 as per Mark Rutland > > Changes in v4: > - change property name to arm,cpu-registers-not-fw-configured and > specify that all cpu registers must have architected reset values > per Mark Rutland > - change from "#ifdef CONFIG_ARM" to "if (IS_ENABLED(CONFIG_ARM))" per > Arnd Bergmann > --- > Documentation/devicetree/bindings/arm/arch_timer.txt | 8 ++++++++ > drivers/clocksource/arm_arch_timer.c | 8 ++++++++ > 2 files changed, 16 insertions(+) > > diff --git a/Documentation/devicetree/bindings/arm/arch_timer.txt b/Documentation/devicetree/bindings/arm/arch_timer.txt > index 37b2caf..256b4d8 100644 > --- a/Documentation/devicetree/bindings/arm/arch_timer.txt > +++ b/Documentation/devicetree/bindings/arm/arch_timer.txt > @@ -22,6 +22,14 @@ to deliver its interrupts via SPIs. > - always-on : a boolean property. If present, the timer is powered through an > always-on power domain, therefore it never loses context. > > +** Optional properties: > + > +- arm,cpu-registers-not-fw-configured : Firmware does not initialize > + any of the generic timer CPU registers, which contain their > + architecturally-defined reset values. Only supported for 32-bit > + systems which follow the ARMv7 architected reset values. > + > + > Example: > > timer { > diff --git a/drivers/clocksource/arm_arch_timer.c b/drivers/clocksource/arm_arch_timer.c > index 8daf056..799139f 100644 > --- a/drivers/clocksource/arm_arch_timer.c > +++ b/drivers/clocksource/arm_arch_timer.c > @@ -654,6 +654,14 @@ static void __init arch_timer_init(struct device_node *np) > arch_timer_detect_rate(NULL, np); > > /* > + * If we cannot rely on firmware initializing the timer registers then > + * we should use the physical timers instead. > + */ > + if (IS_ENABLED(CONFIG_ARM) && > + of_property_read_bool(np, "arm,cpu-registers-not-fw-configured")) > + arch_timer_use_virtual = false; > + > + /* > * If HYP mode is available, we know that the physical timer > * has been configured to be accessible from PL1. Use it, so > * that a guest can use the virtual timer instead. > -- <http://www.linaro.org/> Linaro.org │ Open source software for ARM SoCs Follow Linaro: <http://www.facebook.com/pages/Linaro> Facebook | <http://twitter.com/#!/linaroorg> Twitter | <http://www.linaro.org/linaro-blog/> Blog
WARNING: multiple messages have this Message-ID (diff)
From: daniel.lezcano@linaro.org (Daniel Lezcano) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v4] clocksource: arch_timer: Allow the device tree to specify uninitialized timer registers Date: Wed, 26 Nov 2014 13:49:42 +0100 [thread overview] Message-ID: <5475CC66.6080600@linaro.org> (raw) In-Reply-To: <1412753627-28287-1-git-send-email-sonnyrao@chromium.org> On 10/08/2014 09:33 AM, Sonny Rao wrote: > From: Doug Anderson <dianders@chromium.org> > > Some 32-bit (ARMv7) systems are architected like this: > > * The firmware doesn't know and doesn't care about hypervisor mode and > we don't want to add the complexity of hypervisor there. > > * The firmware isn't involved in SMP bringup or resume. > > * The ARCH timer come up with an uninitialized offset (CNTVOFF) > between the virtual and physical counters. Each core gets a > different random offset. > > * The device boots in "Secure SVC" mode. > > * Nothing has touched the reset value of CNTHCTL.PL1PCEN or > CNTHCTL.PL1PCTEN (both default to 1 at reset) > > On systems like the above, it doesn't make sense to use the virtual > counter. There's nobody managing the offset and each time a core goes > down and comes back up it will get reinitialized to some other random > value. > > This adds an optional property which can inform the kernel of this > situation, and firmware is free to remove the property if it is going > to initialize the CNTVOFF registers when each CPU comes out of reset. > > Currently, the best course of action in this case is to use the > physical timer, which is why it is important that CNTHCTL hasn't been > changed from its reset value and it's a reasonable assumption given > that the firmware has never entered HYP mode. > > Note that it's been said that on ARMv8 systems the firmware and > kernel really can't be architected as described above. That means > using the physical timer like this really only makes sense for ARMv7 > systems. > > Signed-off-by: Doug Anderson <dianders@chromium.org> > Signed-off-by: Sonny Rao <sonnyrao@chromium.org> > Reviewed-by: Mark Rutland <mark.rutland@arm.com> Acked-by: Daniel Lezcano <daniel.lezcano@linaro.org> I would be nice to have Catalin's ack. Thanks -- Daniel > --- > Changes in v2: > - Add "#ifdef CONFIG_ARM" as per Will Deacon > > Changes in v3: > - change property name to arm,cntvoff-not-fw-configured and specify > that the value of CNTHCTL.PL1PC(T)EN must still be the reset value > of 1 as per Mark Rutland > > Changes in v4: > - change property name to arm,cpu-registers-not-fw-configured and > specify that all cpu registers must have architected reset values > per Mark Rutland > - change from "#ifdef CONFIG_ARM" to "if (IS_ENABLED(CONFIG_ARM))" per > Arnd Bergmann > --- > Documentation/devicetree/bindings/arm/arch_timer.txt | 8 ++++++++ > drivers/clocksource/arm_arch_timer.c | 8 ++++++++ > 2 files changed, 16 insertions(+) > > diff --git a/Documentation/devicetree/bindings/arm/arch_timer.txt b/Documentation/devicetree/bindings/arm/arch_timer.txt > index 37b2caf..256b4d8 100644 > --- a/Documentation/devicetree/bindings/arm/arch_timer.txt > +++ b/Documentation/devicetree/bindings/arm/arch_timer.txt > @@ -22,6 +22,14 @@ to deliver its interrupts via SPIs. > - always-on : a boolean property. If present, the timer is powered through an > always-on power domain, therefore it never loses context. > > +** Optional properties: > + > +- arm,cpu-registers-not-fw-configured : Firmware does not initialize > + any of the generic timer CPU registers, which contain their > + architecturally-defined reset values. Only supported for 32-bit > + systems which follow the ARMv7 architected reset values. > + > + > Example: > > timer { > diff --git a/drivers/clocksource/arm_arch_timer.c b/drivers/clocksource/arm_arch_timer.c > index 8daf056..799139f 100644 > --- a/drivers/clocksource/arm_arch_timer.c > +++ b/drivers/clocksource/arm_arch_timer.c > @@ -654,6 +654,14 @@ static void __init arch_timer_init(struct device_node *np) > arch_timer_detect_rate(NULL, np); > > /* > + * If we cannot rely on firmware initializing the timer registers then > + * we should use the physical timers instead. > + */ > + if (IS_ENABLED(CONFIG_ARM) && > + of_property_read_bool(np, "arm,cpu-registers-not-fw-configured")) > + arch_timer_use_virtual = false; > + > + /* > * If HYP mode is available, we know that the physical timer > * has been configured to be accessible from PL1. Use it, so > * that a guest can use the virtual timer instead. > -- <http://www.linaro.org/> Linaro.org ? Open source software for ARM SoCs Follow Linaro: <http://www.facebook.com/pages/Linaro> Facebook | <http://twitter.com/#!/linaroorg> Twitter | <http://www.linaro.org/linaro-blog/> Blog
next prev parent reply other threads:[~2014-11-26 12:49 UTC|newest] Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top 2014-10-08 7:33 [PATCH v4] clocksource: arch_timer: Allow the device tree to specify uninitialized timer registers Sonny Rao 2014-10-08 7:33 ` Sonny Rao 2014-10-08 7:33 ` Sonny Rao 2014-11-19 23:01 ` Doug Anderson 2014-11-19 23:01 ` Doug Anderson 2014-11-19 23:01 ` Doug Anderson 2014-11-23 21:41 ` Daniel Lezcano 2014-11-23 21:41 ` Daniel Lezcano 2014-11-23 21:41 ` Daniel Lezcano 2014-11-26 11:51 ` Daniel Lezcano 2014-11-26 11:51 ` Daniel Lezcano 2014-11-26 12:06 ` Heiko Stübner 2014-11-26 12:06 ` Heiko Stübner 2014-11-26 12:06 ` Heiko Stübner 2014-11-26 12:30 ` Daniel Lezcano 2014-11-26 12:30 ` Daniel Lezcano 2014-11-26 12:30 ` Daniel Lezcano 2014-11-26 12:48 ` Heiko Stübner 2014-11-26 12:48 ` Heiko Stübner 2014-11-26 12:48 ` Heiko Stübner 2014-11-26 12:49 ` Daniel Lezcano 2014-11-26 12:49 ` Daniel Lezcano 2014-11-26 12:49 ` Daniel Lezcano 2014-11-26 12:55 ` Heiko Stübner 2014-11-26 12:55 ` Heiko Stübner 2014-11-26 12:55 ` Heiko Stübner 2014-11-26 12:53 ` Daniel Lezcano 2014-11-26 12:53 ` Daniel Lezcano 2014-11-26 12:53 ` Daniel Lezcano 2014-11-26 12:49 ` Daniel Lezcano [this message] 2014-11-26 12:49 ` Daniel Lezcano 2014-11-28 14:16 ` Catalin Marinas 2014-11-28 14:16 ` Catalin Marinas 2014-11-28 14:16 ` Catalin Marinas 2014-11-26 14:41 ` Yingjoe Chen 2014-11-26 14:41 ` Yingjoe Chen 2014-11-26 14:41 ` Yingjoe Chen 2014-11-26 16:14 ` Doug Anderson 2014-11-26 16:14 ` Doug Anderson 2014-11-26 16:14 ` Doug Anderson 2014-11-27 2:27 ` Yingjoe Chen 2014-11-27 2:27 ` Yingjoe Chen 2014-11-27 2:27 ` Yingjoe Chen 2014-12-05 7:34 ` Olof Johansson 2014-12-05 7:34 ` Olof Johansson 2014-12-05 7:34 ` Olof Johansson
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=5475CC66.6080600@linaro.org \ --to=daniel.lezcano@linaro.org \ --cc=Mark.Rutland@arm.com \ --cc=Nathan_Lynch@mentor.com \ --cc=Sudeep.Holla@arm.com \ --cc=catalin.marinas@arm.com \ --cc=devicetree@vger.kernel.org \ --cc=dianders@chromium.org \ --cc=galak@codeaurora.org \ --cc=ijc+devicetree@hellion.org.uk \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=lorenzo.pieralisi@arm.com \ --cc=marc.zyngier@arm.com \ --cc=olof@lixom.net \ --cc=pawel.moll@arm.com \ --cc=robh+dt@kernel.org \ --cc=sboyd@codeaurora.org \ --cc=sonnyrao@chromium.org \ --cc=tglx@linutronix.de \ --cc=will.deacon@arm.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.