From: "A.s. Dong" <aisheng.dong@nxp.com> To: Rob Herring <robh@kernel.org> Cc: Mark Rutland <mark.rutland@arm.com>, "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>, "dongas86@gmail.com" <dongas86@gmail.com>, Fabio Estevam <festevam@gmail.com>, "linus.walleij@linaro.org" <linus.walleij@linaro.org>, "stefan@agner.ch" <stefan@agner.ch>, "linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>, dl-linux-imx <linux-imx@nxp.com>, "kernel@pengutronix.de" <kernel@pengutronix.de>, Fabio Estevam <fabio.estevam@nxp.com>, "shawnguo@kernel.org" <shawnguo@kernel.org>, "linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org> Subject: RE: [PATCH 5/6] dt-bindings: pinctrl: add imx8qxp pinctrl binding doc Date: Wed, 2 May 2018 18:07:21 +0000 [thread overview] Message-ID: <AM0PR04MB421136DE960A1D489A9B2DE380800@AM0PR04MB4211.eurprd04.prod.outlook.com> (raw) In-Reply-To: <20180501155810.GB24728@rob-hp-laptop> > -----Original Message----- > From: Rob Herring [mailto:robh@kernel.org] > Sent: Tuesday, May 1, 2018 11:58 PM > To: A.s. Dong <aisheng.dong@nxp.com> > Cc: linux-gpio@vger.kernel.org; linux-arm-kernel@lists.infradead.org; > linus.walleij@linaro.org; shawnguo@kernel.org; stefan@agner.ch; > dongas86@gmail.com; dl-linux-imx <linux-imx@nxp.com>; > kernel@pengutronix.de; Fabio Estevam <fabio.estevam@nxp.com>; Mark > Rutland <mark.rutland@arm.com>; devicetree@vger.kernel.org; Fabio > Estevam <festevam@gmail.com> > Subject: Re: [PATCH 5/6] dt-bindings: pinctrl: add imx8qxp pinctrl binding doc > > On Sat, Apr 28, 2018 at 03:01:52AM +0800, Dong Aisheng wrote: > > Add imx8qxp pinctrl binding doc. > > > > Cc: Rob Herring <robh+dt@kernel.org> > > Cc: Mark Rutland <mark.rutland@arm.com> > > Cc: devicetree@vger.kernel.org > > Cc: Linus Walleij <linus.walleij@linaro.org> > > Cc: Shawn Guo <shawnguo@kernel.org> > > Cc: Fabio Estevam <festevam@gmail.com> > > Cc: Stefan Agner <stefan@agner.ch> > > Cc: Pengutronix Kernel Team <kernel@pengutronix.de> > > Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com> > > --- > > Note: there's a checkpatch error as follows: > > ERROR: Macros with complex values should be enclosed in parentheses > > +#define SC_P_PCIE_CTRL0_PERST_B_HSIO_PCIE0_PERST_B > SC_P_PCIE_CTRL0_PERST_B 0 > > > > However, this is the intended format. Seems checkpatch did not recognize > > it well. Not sure if we could accept it. > > --- > > .../bindings/pinctrl/fsl,imx8qxp-pinctrl.txt | 39 ++ > > include/dt-bindings/pinctrl/pads-imx8qxp.h | 751 > +++++++++++++++++++++ > > 2 files changed, 790 insertions(+) > > create mode 100644 > Documentation/devicetree/bindings/pinctrl/fsl,imx8qxp-pinctrl.txt > > create mode 100644 include/dt-bindings/pinctrl/pads-imx8qxp.h > > > > diff --git a/Documentation/devicetree/bindings/pinctrl/fsl,imx8qxp- > pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/fsl,imx8qxp- > pinctrl.txt > > new file mode 100644 > > index 0000000..62c0f55 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/pinctrl/fsl,imx8qxp-pinctrl.txt > > @@ -0,0 +1,39 @@ > > +* NXP i.MX8QXP IOMUX Controller > > + > > +MX8QXP contains a system controller that is responsible for controlling > > +the pad setting of the IPs that are present. Communication between the > > +host processor running an OS and the system controller happens through > > +a SCU protocol. > > + > > +Please also refer to fsl,imx-pinctrl.txt in this directory for i.MX common > > +pinctrl binding. > > + > > +=== Pin Controller Node === > > + > > +Required properties: > > +- compatible: "fsl,imx8qxp-iomuxc" > > How is this block accessed? > > I see the answer in the dts is the SCU. Is this really a IOMUXC as > defined by prior i.MX chips if it is hidden behind firmware? > Yes, it's just controlled by SCU firmware now and accessed via SCU firmware call (API). > > + > > +=== Pin Configuration Node === > > +- fsl,pins: Each entry consists of 3 integers which represents the mux > and > > + config setting for one pin. The first 2 integers <pin_id > mux_mode> > > + are specified using a PIN_FUNC_ID macro, which can be > found > > + in <dt-bindings/pinctrl/pads-imx8qxp.h>. The last integer > CONFIG > > + is the pad setting value like pull-up on this pin. > > + Please refer to i.MX8QXP Reference Manual for detailed > > + CONFIG settings. > > + > > +Examples: > > +#include <dt-bindings/pinctrl/pads-imx8qxp.h> > > + > > +/* Pin Controller Node */ > > +iomuxc: iomuxc { > > pinctrl { > Yes. > > + compatible = "fsl,imx8qxp-iomuxc"; > > + > > + /* Pin Configuration Node */ > > + pinctrl_lpuart0: lpuart0grp { > > + fsl,pins = < > > + SC_P_UART0_RX_ADMA_UART0_RX 0x06000020 > > + SC_P_UART0_TX_ADMA_UART0_TX 0x06000020 > > + >; > > + }; > > +}; > > diff --git a/include/dt-bindings/pinctrl/pads-imx8qxp.h b/include/dt- > bindings/pinctrl/pads-imx8qxp.h > > new file mode 100644 > > index 0000000..8f477c3 > > --- /dev/null > > +++ b/include/dt-bindings/pinctrl/pads-imx8qxp.h > > @@ -0,0 +1,751 @@ > > +/* SPDX-License-Identifier: GPL-2.0+ */ > > +/* > > + * Copyright (C) 2016 Freescale Semiconductor, Inc. > > + * Copyright 2017~2018 NXP > > + */ > > + > > +#ifndef _SC_PADS_H > > +#define _SC_PADS_H > > + > > +/* pin id */ > > +#define SC_P_PCIE_CTRL0_PERST_B 0 > > +#define SC_P_PCIE_CTRL0_CLKREQ_B 1 > > +#define SC_P_PCIE_CTRL0_WAKE_B 2 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_PCIESEP 3 > > +#define SC_P_USB_SS3_TC0 4 > > +#define SC_P_USB_SS3_TC1 5 > > +#define SC_P_USB_SS3_TC2 6 > > +#define SC_P_USB_SS3_TC3 7 > > +#define SC_P_COMP_CTL_GPIO_3V3_USB3IO 8 > > +#define SC_P_EMMC0_CLK 9 > > +#define SC_P_EMMC0_CMD 10 > > +#define SC_P_EMMC0_DATA0 11 > > +#define SC_P_EMMC0_DATA1 12 > > +#define SC_P_EMMC0_DATA2 13 > > +#define SC_P_EMMC0_DATA3 14 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_SD1FIX0 15 > > +#define SC_P_EMMC0_DATA4 16 > > +#define SC_P_EMMC0_DATA5 17 > > +#define SC_P_EMMC0_DATA6 18 > > +#define SC_P_EMMC0_DATA7 19 > > +#define SC_P_EMMC0_STROBE 20 > > +#define SC_P_EMMC0_RESET_B 21 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_SD1FIX1 22 > > +#define SC_P_USDHC1_RESET_B 23 > > +#define SC_P_USDHC1_VSELECT 24 > > +#define SC_P_CTL_NAND_RE_P_N 25 > > +#define SC_P_USDHC1_WP 26 > > +#define SC_P_USDHC1_CD_B 27 > > +#define SC_P_CTL_NAND_DQS_P_N 28 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_VSELSEP 29 > > +#define SC_P_USDHC1_CLK 30 > > +#define SC_P_USDHC1_CMD 31 > > +#define SC_P_USDHC1_DATA0 32 > > +#define SC_P_USDHC1_DATA1 33 > > +#define SC_P_USDHC1_DATA2 34 > > +#define SC_P_USDHC1_DATA3 35 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_VSEL3 36 > > +#define SC_P_ENET0_RGMII_TXC 37 > > +#define SC_P_ENET0_RGMII_TX_CTL 38 > > +#define SC_P_ENET0_RGMII_TXD0 39 > > +#define SC_P_ENET0_RGMII_TXD1 40 > > +#define SC_P_ENET0_RGMII_TXD2 41 > > +#define SC_P_ENET0_RGMII_TXD3 42 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0 43 > > +#define SC_P_ENET0_RGMII_RXC 44 > > +#define SC_P_ENET0_RGMII_RX_CTL 45 > > +#define SC_P_ENET0_RGMII_RXD0 46 > > +#define SC_P_ENET0_RGMII_RXD1 47 > > +#define SC_P_ENET0_RGMII_RXD2 48 > > +#define SC_P_ENET0_RGMII_RXD3 49 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1 50 > > +#define SC_P_ENET0_REFCLK_125M_25M 51 > > +#define SC_P_ENET0_MDIO 52 > > +#define SC_P_ENET0_MDC 53 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIOCT 54 > > +#define SC_P_ESAI0_FSR 55 > > +#define SC_P_ESAI0_FST 56 > > +#define SC_P_ESAI0_SCKR 57 > > +#define SC_P_ESAI0_SCKT 58 > > +#define SC_P_ESAI0_TX0 59 > > +#define SC_P_ESAI0_TX1 60 > > +#define SC_P_ESAI0_TX2_RX3 61 > > +#define SC_P_ESAI0_TX3_RX2 62 > > +#define SC_P_ESAI0_TX4_RX1 63 > > +#define SC_P_ESAI0_TX5_RX0 64 > > +#define SC_P_SPDIF0_RX 65 > > +#define SC_P_SPDIF0_TX 66 > > +#define SC_P_SPDIF0_EXT_CLK 67 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHB 68 > > +#define SC_P_SPI3_SCK 69 > > +#define SC_P_SPI3_SDO 70 > > +#define SC_P_SPI3_SDI 71 > > +#define SC_P_SPI3_CS0 72 > > +#define SC_P_SPI3_CS1 73 > > +#define SC_P_MCLK_IN1 74 > > +#define SC_P_MCLK_IN0 75 > > +#define SC_P_MCLK_OUT0 76 > > +#define SC_P_UART1_TX 77 > > +#define SC_P_UART1_RX 78 > > +#define SC_P_UART1_RTS_B 79 > > +#define SC_P_UART1_CTS_B 80 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHK 81 > > +#define SC_P_SAI0_TXD 82 > > +#define SC_P_SAI0_TXC 83 > > +#define SC_P_SAI0_RXD 84 > > +#define SC_P_SAI0_TXFS 85 > > +#define SC_P_SAI1_RXD 86 > > +#define SC_P_SAI1_RXC 87 > > +#define SC_P_SAI1_RXFS 88 > > +#define SC_P_SPI2_CS0 89 > > +#define SC_P_SPI2_SDO 90 > > +#define SC_P_SPI2_SDI 91 > > +#define SC_P_SPI2_SCK 92 > > +#define SC_P_SPI0_SCK 93 > > +#define SC_P_SPI0_SDI 94 > > +#define SC_P_SPI0_SDO 95 > > +#define SC_P_SPI0_CS1 96 > > +#define SC_P_SPI0_CS0 97 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHT 98 > > +#define SC_P_ADC_IN1 99 > > +#define SC_P_ADC_IN0 100 > > +#define SC_P_ADC_IN3 101 > > +#define SC_P_ADC_IN2 102 > > +#define SC_P_ADC_IN5 103 > > +#define SC_P_ADC_IN4 104 > > +#define SC_P_FLEXCAN0_RX 105 > > +#define SC_P_FLEXCAN0_TX 106 > > +#define SC_P_FLEXCAN1_RX 107 > > +#define SC_P_FLEXCAN1_TX 108 > > +#define SC_P_FLEXCAN2_RX 109 > > +#define SC_P_FLEXCAN2_TX 110 > > +#define SC_P_UART0_RX 111 > > +#define SC_P_UART0_TX 112 > > +#define SC_P_UART2_TX 113 > > +#define SC_P_UART2_RX 114 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIOLH 115 > > +#define SC_P_MIPI_DSI0_I2C0_SCL 116 > > +#define SC_P_MIPI_DSI0_I2C0_SDA 117 > > +#define SC_P_MIPI_DSI0_GPIO0_00 118 > > +#define SC_P_MIPI_DSI0_GPIO0_01 119 > > +#define SC_P_MIPI_DSI1_I2C0_SCL 120 > > +#define SC_P_MIPI_DSI1_I2C0_SDA 121 > > +#define SC_P_MIPI_DSI1_GPIO0_00 122 > > +#define SC_P_MIPI_DSI1_GPIO0_01 123 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_MIPIDSIGPIO 124 > > +#define SC_P_JTAG_TRST_B 125 > > +#define SC_P_PMIC_I2C_SCL 126 > > +#define SC_P_PMIC_I2C_SDA 127 > > +#define SC_P_PMIC_INT_B 128 > > +#define SC_P_SCU_GPIO0_00 129 > > +#define SC_P_SCU_GPIO0_01 130 > > +#define SC_P_SCU_PMIC_STANDBY 131 > > +#define SC_P_SCU_BOOT_MODE0 132 > > +#define SC_P_SCU_BOOT_MODE1 133 > > +#define SC_P_SCU_BOOT_MODE2 134 > > +#define SC_P_SCU_BOOT_MODE3 135 > > +#define SC_P_CSI_D00 136 > > +#define SC_P_CSI_D01 137 > > +#define SC_P_CSI_D02 138 > > +#define SC_P_CSI_D03 139 > > +#define SC_P_CSI_D04 140 > > +#define SC_P_CSI_D05 141 > > +#define SC_P_CSI_D06 142 > > +#define SC_P_CSI_D07 143 > > +#define SC_P_CSI_HSYNC 144 > > +#define SC_P_CSI_VSYNC 145 > > +#define SC_P_CSI_PCLK 146 > > +#define SC_P_CSI_MCLK 147 > > +#define SC_P_CSI_EN 148 > > +#define SC_P_CSI_RESET 149 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHD 150 > > +#define SC_P_MIPI_CSI0_MCLK_OUT 151 > > +#define SC_P_MIPI_CSI0_I2C0_SCL 152 > > +#define SC_P_MIPI_CSI0_I2C0_SDA 153 > > +#define SC_P_MIPI_CSI0_GPIO0_01 154 > > +#define SC_P_MIPI_CSI0_GPIO0_00 155 > > +#define SC_P_QSPI0A_DATA0 156 > > +#define SC_P_QSPI0A_DATA1 157 > > +#define SC_P_QSPI0A_DATA2 158 > > +#define SC_P_QSPI0A_DATA3 159 > > +#define SC_P_QSPI0A_DQS 160 > > +#define SC_P_QSPI0A_SS0_B 161 > > +#define SC_P_QSPI0A_SS1_B 162 > > +#define SC_P_QSPI0A_SCLK 163 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_QSPI0A 164 > > +#define SC_P_QSPI0B_SCLK 165 > > +#define SC_P_QSPI0B_DATA0 166 > > +#define SC_P_QSPI0B_DATA1 167 > > +#define SC_P_QSPI0B_DATA2 168 > > +#define SC_P_QSPI0B_DATA3 169 > > +#define SC_P_QSPI0B_DQS 170 > > +#define SC_P_QSPI0B_SS0_B 171 > > +#define SC_P_QSPI0B_SS1_B 172 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_QSPI0B 173 > > + > > +/* > > + * format: <pin_id mux_mode> > > + */ > > +#define SC_P_PCIE_CTRL0_PERST_B_HSIO_PCIE0_PERST_B > SC_P_PCIE_CTRL0_PERST_B 0 > > +#define SC_P_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO00 > SC_P_PCIE_CTRL0_PERST_B 4 > > +#define SC_P_PCIE_CTRL0_CLKREQ_B_HSIO_PCIE0_CLKREQ_B > SC_P_PCIE_CTRL0_CLKREQ_B 0 > > +#define SC_P_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO01 > SC_P_PCIE_CTRL0_CLKREQ_B 4 > > +#define SC_P_PCIE_CTRL0_WAKE_B_HSIO_PCIE0_WAKE_B > SC_P_PCIE_CTRL0_WAKE_B 0 > > +#define SC_P_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02 > SC_P_PCIE_CTRL0_WAKE_B 4 > > +#define SC_P_USB_SS3_TC0_ADMA_I2C1_SCL > SC_P_USB_SS3_TC0 0 > > +#define SC_P_USB_SS3_TC0_CONN_USB_OTG1_PWR > SC_P_USB_SS3_TC0 1 > > +#define SC_P_USB_SS3_TC0_CONN_USB_OTG2_PWR > SC_P_USB_SS3_TC0 2 > > +#define SC_P_USB_SS3_TC0_LSIO_GPIO4_IO03 > SC_P_USB_SS3_TC0 4 > > +#define SC_P_USB_SS3_TC1_ADMA_I2C1_SCL > SC_P_USB_SS3_TC1 0 > > +#define SC_P_USB_SS3_TC1_CONN_USB_OTG2_PWR > SC_P_USB_SS3_TC1 1 > > +#define SC_P_USB_SS3_TC1_LSIO_GPIO4_IO04 > SC_P_USB_SS3_TC1 4 > > +#define SC_P_USB_SS3_TC2_ADMA_I2C1_SDA > SC_P_USB_SS3_TC2 0 > > +#define SC_P_USB_SS3_TC2_CONN_USB_OTG1_OC > SC_P_USB_SS3_TC2 1 > > +#define SC_P_USB_SS3_TC2_CONN_USB_OTG2_OC > SC_P_USB_SS3_TC2 2 > > +#define SC_P_USB_SS3_TC2_LSIO_GPIO4_IO05 > SC_P_USB_SS3_TC2 4 > > +#define SC_P_USB_SS3_TC3_ADMA_I2C1_SDA > SC_P_USB_SS3_TC3 0 > > +#define SC_P_USB_SS3_TC3_CONN_USB_OTG2_OC > SC_P_USB_SS3_TC3 1 > > +#define SC_P_USB_SS3_TC3_LSIO_GPIO4_IO06 > SC_P_USB_SS3_TC3 4 > > +#define SC_P_EMMC0_CLK_CONN_EMMC0_CLK > SC_P_EMMC0_CLK 0 > > +#define SC_P_EMMC0_CLK_CONN_NAND_READY_B > SC_P_EMMC0_CLK 1 > > +#define SC_P_EMMC0_CLK_LSIO_GPIO4_IO07 > SC_P_EMMC0_CLK 4 > > +#define SC_P_EMMC0_CMD_CONN_EMMC0_CMD > SC_P_EMMC0_CMD 0 > > +#define SC_P_EMMC0_CMD_CONN_NAND_DQS > SC_P_EMMC0_CMD 1 > > +#define SC_P_EMMC0_CMD_LSIO_GPIO4_IO08 > SC_P_EMMC0_CMD 4 > > +#define SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0 > SC_P_EMMC0_DATA0 0 > > +#define SC_P_EMMC0_DATA0_CONN_NAND_DATA00 > SC_P_EMMC0_DATA0 1 > > +#define SC_P_EMMC0_DATA0_LSIO_GPIO4_IO09 > SC_P_EMMC0_DATA0 4 > > +#define SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1 > SC_P_EMMC0_DATA1 0 > > +#define SC_P_EMMC0_DATA1_CONN_NAND_DATA01 > SC_P_EMMC0_DATA1 1 > > +#define SC_P_EMMC0_DATA1_LSIO_GPIO4_IO10 > SC_P_EMMC0_DATA1 4 > > +#define SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2 > SC_P_EMMC0_DATA2 0 > > +#define SC_P_EMMC0_DATA2_CONN_NAND_DATA02 > SC_P_EMMC0_DATA2 1 > > +#define SC_P_EMMC0_DATA2_LSIO_GPIO4_IO11 > SC_P_EMMC0_DATA2 4 > > +#define SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3 > SC_P_EMMC0_DATA3 0 > > +#define SC_P_EMMC0_DATA3_CONN_NAND_DATA03 > SC_P_EMMC0_DATA3 1 > > +#define SC_P_EMMC0_DATA3_LSIO_GPIO4_IO12 > SC_P_EMMC0_DATA3 4 > > +#define SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4 > SC_P_EMMC0_DATA4 0 > > +#define SC_P_EMMC0_DATA4_CONN_NAND_DATA04 > SC_P_EMMC0_DATA4 1 > > +#define SC_P_EMMC0_DATA4_CONN_EMMC0_WP > SC_P_EMMC0_DATA4 3 > > +#define SC_P_EMMC0_DATA4_LSIO_GPIO4_IO13 > SC_P_EMMC0_DATA4 4 > > +#define SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5 > SC_P_EMMC0_DATA5 0 > > +#define SC_P_EMMC0_DATA5_CONN_NAND_DATA05 > SC_P_EMMC0_DATA5 1 > > +#define SC_P_EMMC0_DATA5_CONN_EMMC0_VSELECT > SC_P_EMMC0_DATA5 3 > > +#define SC_P_EMMC0_DATA5_LSIO_GPIO4_IO14 > SC_P_EMMC0_DATA5 4 > > +#define SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6 > SC_P_EMMC0_DATA6 0 > > +#define SC_P_EMMC0_DATA6_CONN_NAND_DATA06 > SC_P_EMMC0_DATA6 1 > > +#define SC_P_EMMC0_DATA6_CONN_MLB_CLK > SC_P_EMMC0_DATA6 3 > > +#define SC_P_EMMC0_DATA6_LSIO_GPIO4_IO15 > SC_P_EMMC0_DATA6 4 > > +#define SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7 > SC_P_EMMC0_DATA7 0 > > +#define SC_P_EMMC0_DATA7_CONN_NAND_DATA07 > SC_P_EMMC0_DATA7 1 > > +#define SC_P_EMMC0_DATA7_CONN_MLB_SIG > SC_P_EMMC0_DATA7 3 > > +#define SC_P_EMMC0_DATA7_LSIO_GPIO4_IO16 > SC_P_EMMC0_DATA7 4 > > +#define SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE > SC_P_EMMC0_STROBE 0 > > +#define SC_P_EMMC0_STROBE_CONN_NAND_CLE > SC_P_EMMC0_STROBE 1 > > +#define SC_P_EMMC0_STROBE_CONN_MLB_DATA > SC_P_EMMC0_STROBE 3 > > +#define SC_P_EMMC0_STROBE_LSIO_GPIO4_IO17 > SC_P_EMMC0_STROBE 4 > > +#define SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B > SC_P_EMMC0_RESET_B 0 > > +#define SC_P_EMMC0_RESET_B_CONN_NAND_WP_B > SC_P_EMMC0_RESET_B 1 > > +#define SC_P_EMMC0_RESET_B_LSIO_GPIO4_IO18 > SC_P_EMMC0_RESET_B 4 > > +#define SC_P_USDHC1_RESET_B_CONN_USDHC1_RESET_B > SC_P_USDHC1_RESET_B 0 > > +#define SC_P_USDHC1_RESET_B_CONN_NAND_RE_N > SC_P_USDHC1_RESET_B 1 > > +#define SC_P_USDHC1_RESET_B_ADMA_SPI2_SCK > SC_P_USDHC1_RESET_B 2 > > +#define SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO19 > SC_P_USDHC1_RESET_B 4 > > +#define SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT > SC_P_USDHC1_VSELECT 0 > > +#define SC_P_USDHC1_VSELECT_CONN_NAND_RE_P > SC_P_USDHC1_VSELECT 1 > > +#define SC_P_USDHC1_VSELECT_ADMA_SPI2_SDO > SC_P_USDHC1_VSELECT 2 > > +#define SC_P_USDHC1_VSELECT_CONN_NAND_RE_B > SC_P_USDHC1_VSELECT 3 > > +#define SC_P_USDHC1_VSELECT_LSIO_GPIO4_IO20 > SC_P_USDHC1_VSELECT 4 > > +#define SC_P_USDHC1_WP_CONN_USDHC1_WP > SC_P_USDHC1_WP 0 > > +#define SC_P_USDHC1_WP_CONN_NAND_DQS_N > SC_P_USDHC1_WP 1 > > +#define SC_P_USDHC1_WP_ADMA_SPI2_SDI > SC_P_USDHC1_WP 2 > > +#define SC_P_USDHC1_WP_LSIO_GPIO4_IO21 > SC_P_USDHC1_WP 4 > > +#define SC_P_USDHC1_CD_B_CONN_USDHC1_CD_B > SC_P_USDHC1_CD_B 0 > > +#define SC_P_USDHC1_CD_B_CONN_NAND_DQS_P > SC_P_USDHC1_CD_B 1 > > +#define SC_P_USDHC1_CD_B_ADMA_SPI2_CS0 > SC_P_USDHC1_CD_B 2 > > +#define SC_P_USDHC1_CD_B_CONN_NAND_DQS > SC_P_USDHC1_CD_B 3 > > +#define SC_P_USDHC1_CD_B_LSIO_GPIO4_IO22 > SC_P_USDHC1_CD_B 4 > > +#define SC_P_USDHC1_CLK_CONN_USDHC1_CLK > SC_P_USDHC1_CLK 0 > > +#define SC_P_USDHC1_CLK_ADMA_UART3_RX > SC_P_USDHC1_CLK 2 > > +#define SC_P_USDHC1_CLK_LSIO_GPIO4_IO23 > SC_P_USDHC1_CLK 4 > > +#define SC_P_USDHC1_CMD_CONN_USDHC1_CMD > SC_P_USDHC1_CMD 0 > > +#define SC_P_USDHC1_CMD_CONN_NAND_CE0_B > SC_P_USDHC1_CMD 1 > > +#define SC_P_USDHC1_CMD_ADMA_MQS_R > SC_P_USDHC1_CMD 2 > > +#define SC_P_USDHC1_CMD_LSIO_GPIO4_IO24 > SC_P_USDHC1_CMD 4 > > +#define SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0 > SC_P_USDHC1_DATA0 0 > > +#define SC_P_USDHC1_DATA0_CONN_NAND_CE1_B > SC_P_USDHC1_DATA0 1 > > +#define SC_P_USDHC1_DATA0_ADMA_MQS_L > SC_P_USDHC1_DATA0 2 > > +#define SC_P_USDHC1_DATA0_LSIO_GPIO4_IO25 > SC_P_USDHC1_DATA0 4 > > +#define SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1 > SC_P_USDHC1_DATA1 0 > > +#define SC_P_USDHC1_DATA1_CONN_NAND_RE_B > SC_P_USDHC1_DATA1 1 > > +#define SC_P_USDHC1_DATA1_ADMA_UART3_TX > SC_P_USDHC1_DATA1 2 > > +#define SC_P_USDHC1_DATA1_LSIO_GPIO4_IO26 > SC_P_USDHC1_DATA1 4 > > +#define SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2 > SC_P_USDHC1_DATA2 0 > > +#define SC_P_USDHC1_DATA2_CONN_NAND_WE_B > SC_P_USDHC1_DATA2 1 > > +#define SC_P_USDHC1_DATA2_ADMA_UART3_CTS_B > SC_P_USDHC1_DATA2 2 > > +#define SC_P_USDHC1_DATA2_LSIO_GPIO4_IO27 > SC_P_USDHC1_DATA2 4 > > +#define SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3 > SC_P_USDHC1_DATA3 0 > > +#define SC_P_USDHC1_DATA3_CONN_NAND_ALE > SC_P_USDHC1_DATA3 1 > > +#define SC_P_USDHC1_DATA3_ADMA_UART3_RTS_B > SC_P_USDHC1_DATA3 2 > > +#define SC_P_USDHC1_DATA3_LSIO_GPIO4_IO28 > SC_P_USDHC1_DATA3 4 > > +#define SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC > SC_P_ENET0_RGMII_TXC 0 > > +#define SC_P_ENET0_RGMII_TXC_CONN_ENET0_RCLK50M_OUT > SC_P_ENET0_RGMII_TXC 1 > > +#define SC_P_ENET0_RGMII_TXC_CONN_ENET0_RCLK50M_IN > SC_P_ENET0_RGMII_TXC 2 > > +#define SC_P_ENET0_RGMII_TXC_CONN_NAND_CE1_B > SC_P_ENET0_RGMII_TXC 3 > > +#define SC_P_ENET0_RGMII_TXC_LSIO_GPIO4_IO29 > SC_P_ENET0_RGMII_TXC 4 > > +#define SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL > SC_P_ENET0_RGMII_TX_CTL 0 > > +#define SC_P_ENET0_RGMII_TX_CTL_CONN_USDHC1_RESET_B > SC_P_ENET0_RGMII_TX_CTL 3 > > +#define SC_P_ENET0_RGMII_TX_CTL_LSIO_GPIO4_IO30 > SC_P_ENET0_RGMII_TX_CTL 4 > > +#define SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0 > SC_P_ENET0_RGMII_TXD0 0 > > +#define SC_P_ENET0_RGMII_TXD0_CONN_USDHC1_VSELECT > SC_P_ENET0_RGMII_TXD0 3 > > +#define SC_P_ENET0_RGMII_TXD0_LSIO_GPIO4_IO31 > SC_P_ENET0_RGMII_TXD0 4 > > +#define SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1 > SC_P_ENET0_RGMII_TXD1 0 > > +#define SC_P_ENET0_RGMII_TXD1_CONN_USDHC1_WP > SC_P_ENET0_RGMII_TXD1 3 > > +#define SC_P_ENET0_RGMII_TXD1_LSIO_GPIO5_IO00 > SC_P_ENET0_RGMII_TXD1 4 > > +#define SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2 > SC_P_ENET0_RGMII_TXD2 0 > > +#define SC_P_ENET0_RGMII_TXD2_CONN_MLB_CLK > SC_P_ENET0_RGMII_TXD2 1 > > +#define SC_P_ENET0_RGMII_TXD2_CONN_NAND_CE0_B > SC_P_ENET0_RGMII_TXD2 2 > > +#define SC_P_ENET0_RGMII_TXD2_CONN_USDHC1_CD_B > SC_P_ENET0_RGMII_TXD2 3 > > +#define SC_P_ENET0_RGMII_TXD2_LSIO_GPIO5_IO01 > SC_P_ENET0_RGMII_TXD2 4 > > +#define SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3 > SC_P_ENET0_RGMII_TXD3 0 > > +#define SC_P_ENET0_RGMII_TXD3_CONN_MLB_SIG > SC_P_ENET0_RGMII_TXD3 1 > > +#define SC_P_ENET0_RGMII_TXD3_CONN_NAND_RE_B > SC_P_ENET0_RGMII_TXD3 2 > > +#define SC_P_ENET0_RGMII_TXD3_LSIO_GPIO5_IO02 > SC_P_ENET0_RGMII_TXD3 4 > > +#define SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC > SC_P_ENET0_RGMII_RXC 0 > > +#define SC_P_ENET0_RGMII_RXC_CONN_MLB_DATA > SC_P_ENET0_RGMII_RXC 1 > > +#define SC_P_ENET0_RGMII_RXC_CONN_NAND_WE_B > SC_P_ENET0_RGMII_RXC 2 > > +#define SC_P_ENET0_RGMII_RXC_CONN_USDHC1_CLK > SC_P_ENET0_RGMII_RXC 3 > > +#define SC_P_ENET0_RGMII_RXC_LSIO_GPIO5_IO03 > SC_P_ENET0_RGMII_RXC 4 > > +#define SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL > SC_P_ENET0_RGMII_RX_CTL 0 > > +#define SC_P_ENET0_RGMII_RX_CTL_CONN_USDHC1_CMD > SC_P_ENET0_RGMII_RX_CTL 3 > > +#define SC_P_ENET0_RGMII_RX_CTL_LSIO_GPIO5_IO04 > SC_P_ENET0_RGMII_RX_CTL 4 > > +#define SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0 > SC_P_ENET0_RGMII_RXD0 0 > > +#define SC_P_ENET0_RGMII_RXD0_CONN_USDHC1_DATA0 > SC_P_ENET0_RGMII_RXD0 3 > > +#define SC_P_ENET0_RGMII_RXD0_LSIO_GPIO5_IO05 > SC_P_ENET0_RGMII_RXD0 4 > > +#define SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1 > SC_P_ENET0_RGMII_RXD1 0 > > +#define SC_P_ENET0_RGMII_RXD1_CONN_USDHC1_DATA1 > SC_P_ENET0_RGMII_RXD1 3 > > +#define SC_P_ENET0_RGMII_RXD1_LSIO_GPIO5_IO06 > SC_P_ENET0_RGMII_RXD1 4 > > +#define SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2 > SC_P_ENET0_RGMII_RXD2 0 > > +#define SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RMII_RX_ER > SC_P_ENET0_RGMII_RXD2 1 > > +#define SC_P_ENET0_RGMII_RXD2_CONN_USDHC1_DATA2 > SC_P_ENET0_RGMII_RXD2 3 > > +#define SC_P_ENET0_RGMII_RXD2_LSIO_GPIO5_IO07 > SC_P_ENET0_RGMII_RXD2 4 > > +#define SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3 > SC_P_ENET0_RGMII_RXD3 0 > > +#define SC_P_ENET0_RGMII_RXD3_CONN_NAND_ALE > SC_P_ENET0_RGMII_RXD3 2 > > +#define SC_P_ENET0_RGMII_RXD3_CONN_USDHC1_DATA3 > SC_P_ENET0_RGMII_RXD3 3 > > +#define SC_P_ENET0_RGMII_RXD3_LSIO_GPIO5_IO08 > SC_P_ENET0_RGMII_RXD3 4 > > +#define > SC_P_ENET0_REFCLK_125M_25M_CONN_ENET0_REFCLK_125M_25M > SC_P_ENET0_REFCLK_125M_25M 0 > > +#define SC_P_ENET0_REFCLK_125M_25M_CONN_ENET0_PPS > SC_P_ENET0_REFCLK_125M_25M 1 > > +#define SC_P_ENET0_REFCLK_125M_25M_CONN_ENET1_PPS > SC_P_ENET0_REFCLK_125M_25M 2 > > +#define SC_P_ENET0_REFCLK_125M_25M_LSIO_GPIO5_IO09 > SC_P_ENET0_REFCLK_125M_25M 4 > > +#define SC_P_ENET0_MDIO_CONN_ENET0_MDIO > SC_P_ENET0_MDIO 0 > > +#define SC_P_ENET0_MDIO_ADMA_I2C3_SDA > SC_P_ENET0_MDIO 1 > > +#define SC_P_ENET0_MDIO_CONN_ENET1_MDIO > SC_P_ENET0_MDIO 2 > > +#define SC_P_ENET0_MDIO_LSIO_GPIO5_IO10 > SC_P_ENET0_MDIO 4 > > +#define SC_P_ENET0_MDC_CONN_ENET0_MDC > SC_P_ENET0_MDC 0 > > +#define SC_P_ENET0_MDC_ADMA_I2C3_SCL > SC_P_ENET0_MDC 1 > > +#define SC_P_ENET0_MDC_CONN_ENET1_MDC > SC_P_ENET0_MDC 2 > > +#define SC_P_ENET0_MDC_LSIO_GPIO5_IO11 > SC_P_ENET0_MDC 4 > > +#define SC_P_ESAI0_FSR_ADMA_ESAI0_FSR > SC_P_ESAI0_FSR 0 > > +#define SC_P_ESAI0_FSR_CONN_ENET1_RCLK50M_OUT > SC_P_ESAI0_FSR 1 > > +#define SC_P_ESAI0_FSR_ADMA_LCDIF_D00 > SC_P_ESAI0_FSR 2 > > +#define SC_P_ESAI0_FSR_CONN_ENET1_RGMII_TXC > SC_P_ESAI0_FSR 3 > > +#define SC_P_ESAI0_FSR_CONN_ENET1_RCLK50M_IN > SC_P_ESAI0_FSR 4 > > +#define SC_P_ESAI0_FST_ADMA_ESAI0_FST > SC_P_ESAI0_FST 0 > > +#define SC_P_ESAI0_FST_CONN_MLB_CLK > SC_P_ESAI0_FST 1 > > +#define SC_P_ESAI0_FST_ADMA_LCDIF_D01 > SC_P_ESAI0_FST 2 > > +#define SC_P_ESAI0_FST_CONN_ENET1_RGMII_TXD2 > SC_P_ESAI0_FST 3 > > +#define SC_P_ESAI0_FST_LSIO_GPIO0_IO01 SC_P_ESAI0_FST > 4 > > +#define SC_P_ESAI0_SCKR_ADMA_ESAI0_SCKR > SC_P_ESAI0_SCKR 0 > > +#define SC_P_ESAI0_SCKR_ADMA_LCDIF_D02 > SC_P_ESAI0_SCKR 2 > > +#define SC_P_ESAI0_SCKR_CONN_ENET1_RGMII_TX_CTL > SC_P_ESAI0_SCKR 3 > > +#define SC_P_ESAI0_SCKR_LSIO_GPIO0_IO02 > SC_P_ESAI0_SCKR 4 > > +#define SC_P_ESAI0_SCKT_ADMA_ESAI0_SCKT > SC_P_ESAI0_SCKT 0 > > +#define SC_P_ESAI0_SCKT_CONN_MLB_SIG > SC_P_ESAI0_SCKT 1 > > +#define SC_P_ESAI0_SCKT_ADMA_LCDIF_D03 > SC_P_ESAI0_SCKT 2 > > +#define SC_P_ESAI0_SCKT_CONN_ENET1_RGMII_TXD3 > SC_P_ESAI0_SCKT 3 > > +#define SC_P_ESAI0_SCKT_LSIO_GPIO0_IO03 > SC_P_ESAI0_SCKT 4 > > +#define SC_P_ESAI0_TX0_ADMA_ESAI0_TX0 > SC_P_ESAI0_TX0 0 > > +#define SC_P_ESAI0_TX0_CONN_MLB_DATA > SC_P_ESAI0_TX0 1 > > +#define SC_P_ESAI0_TX0_ADMA_LCDIF_D04 > SC_P_ESAI0_TX0 2 > > +#define SC_P_ESAI0_TX0_CONN_ENET1_RGMII_RXC > SC_P_ESAI0_TX0 3 > > +#define SC_P_ESAI0_TX0_LSIO_GPIO0_IO04 > SC_P_ESAI0_TX0 4 > > +#define SC_P_ESAI0_TX1_ADMA_ESAI0_TX1 > SC_P_ESAI0_TX1 0 > > +#define SC_P_ESAI0_TX1_ADMA_LCDIF_D05 > SC_P_ESAI0_TX1 2 > > +#define SC_P_ESAI0_TX1_CONN_ENET1_RGMII_RXD3 > SC_P_ESAI0_TX1 3 > > +#define SC_P_ESAI0_TX1_LSIO_GPIO0_IO05 > SC_P_ESAI0_TX1 4 > > +#define SC_P_ESAI0_TX2_RX3_ADMA_ESAI0_TX2_RX3 > SC_P_ESAI0_TX2_RX3 0 > > +#define SC_P_ESAI0_TX2_RX3_CONN_ENET1_RMII_RX_ER > SC_P_ESAI0_TX2_RX3 1 > > +#define SC_P_ESAI0_TX2_RX3_ADMA_LCDIF_D06 > SC_P_ESAI0_TX2_RX3 2 > > +#define SC_P_ESAI0_TX2_RX3_CONN_ENET1_RGMII_RXD2 > SC_P_ESAI0_TX2_RX3 3 > > +#define SC_P_ESAI0_TX2_RX3_LSIO_GPIO0_IO06 > SC_P_ESAI0_TX2_RX3 4 > > +#define SC_P_ESAI0_TX3_RX2_ADMA_ESAI0_TX3_RX2 > SC_P_ESAI0_TX3_RX2 0 > > +#define SC_P_ESAI0_TX3_RX2_ADMA_LCDIF_D07 > SC_P_ESAI0_TX3_RX2 2 > > +#define SC_P_ESAI0_TX3_RX2_CONN_ENET1_RGMII_RXD1 > SC_P_ESAI0_TX3_RX2 3 > > +#define SC_P_ESAI0_TX3_RX2_LSIO_GPIO0_IO07 > SC_P_ESAI0_TX3_RX2 4 > > +#define SC_P_ESAI0_TX4_RX1_ADMA_ESAI0_TX4_RX1 > SC_P_ESAI0_TX4_RX1 0 > > +#define SC_P_ESAI0_TX4_RX1_ADMA_LCDIF_D08 > SC_P_ESAI0_TX4_RX1 2 > > +#define SC_P_ESAI0_TX4_RX1_CONN_ENET1_RGMII_TXD0 > SC_P_ESAI0_TX4_RX1 3 > > +#define SC_P_ESAI0_TX4_RX1_LSIO_GPIO0_IO08 > SC_P_ESAI0_TX4_RX1 4 > > +#define SC_P_ESAI0_TX5_RX0_ADMA_ESAI0_TX5_RX0 > SC_P_ESAI0_TX5_RX0 0 > > +#define SC_P_ESAI0_TX5_RX0_ADMA_LCDIF_D09 > SC_P_ESAI0_TX5_RX0 2 > > +#define SC_P_ESAI0_TX5_RX0_CONN_ENET1_RGMII_TXD1 > SC_P_ESAI0_TX5_RX0 3 > > +#define SC_P_ESAI0_TX5_RX0_LSIO_GPIO0_IO09 > SC_P_ESAI0_TX5_RX0 4 > > +#define SC_P_SPDIF0_RX_ADMA_SPDIF0_RX > SC_P_SPDIF0_RX 0 > > +#define SC_P_SPDIF0_RX_ADMA_MQS_R > SC_P_SPDIF0_RX 1 > > +#define SC_P_SPDIF0_RX_ADMA_LCDIF_D10 > SC_P_SPDIF0_RX 2 > > +#define SC_P_SPDIF0_RX_CONN_ENET1_RGMII_RXD0 > SC_P_SPDIF0_RX 3 > > +#define SC_P_SPDIF0_RX_LSIO_GPIO0_IO10 > SC_P_SPDIF0_RX 4 > > +#define SC_P_SPDIF0_TX_ADMA_SPDIF0_TX > SC_P_SPDIF0_TX 0 > > +#define SC_P_SPDIF0_TX_ADMA_MQS_L > SC_P_SPDIF0_TX 1 > > +#define SC_P_SPDIF0_TX_ADMA_LCDIF_D11 > SC_P_SPDIF0_TX 2 > > +#define SC_P_SPDIF0_TX_CONN_ENET1_RGMII_RX_CTL > SC_P_SPDIF0_TX 3 > > +#define SC_P_SPDIF0_TX_LSIO_GPIO0_IO11 > SC_P_SPDIF0_TX 4 > > +#define SC_P_SPDIF0_EXT_CLK_ADMA_SPDIF0_EXT_CLK > SC_P_SPDIF0_EXT_CLK 0 > > +#define SC_P_SPDIF0_EXT_CLK_ADMA_LCDIF_D12 > SC_P_SPDIF0_EXT_CLK 2 > > +#define SC_P_SPDIF0_EXT_CLK_CONN_ENET1_REFCLK_125M_25M > SC_P_SPDIF0_EXT_CLK 3 > > +#define SC_P_SPDIF0_EXT_CLK_LSIO_GPIO0_IO12 > SC_P_SPDIF0_EXT_CLK 4 > > +#define SC_P_SPI3_SCK_ADMA_SPI3_SCK SC_P_SPI3_SCK > 0 > > +#define SC_P_SPI3_SCK_ADMA_LCDIF_D13 SC_P_SPI3_SCK > 2 > > +#define SC_P_SPI3_SCK_LSIO_GPIO0_IO13 SC_P_SPI3_SCK > 4 > > +#define SC_P_SPI3_SDO_ADMA_SPI3_SDO > SC_P_SPI3_SDO 0 > > +#define SC_P_SPI3_SDO_ADMA_LCDIF_D14 > SC_P_SPI3_SDO 2 > > +#define SC_P_SPI3_SDO_LSIO_GPIO0_IO14 SC_P_SPI3_SDO > 4 > > +#define SC_P_SPI3_SDI_ADMA_SPI3_SDI SC_P_SPI3_SDI > 0 > > +#define SC_P_SPI3_SDI_ADMA_LCDIF_D15 SC_P_SPI3_SDI > 2 > > +#define SC_P_SPI3_SDI_LSIO_GPIO0_IO15 SC_P_SPI3_SDI > 4 > > +#define SC_P_SPI3_CS0_ADMA_SPI3_CS0 SC_P_SPI3_CS0 > 0 > > +#define SC_P_SPI3_CS0_ADMA_ACM_MCLK_OUT1 > SC_P_SPI3_CS0 1 > > +#define SC_P_SPI3_CS0_ADMA_LCDIF_HSYNC > SC_P_SPI3_CS0 2 > > +#define SC_P_SPI3_CS0_LSIO_GPIO0_IO16 SC_P_SPI3_CS0 > 4 > > +#define SC_P_SPI3_CS1_ADMA_SPI3_CS1 SC_P_SPI3_CS1 > 0 > > +#define SC_P_SPI3_CS1_ADMA_I2C3_SCL SC_P_SPI3_CS1 > 1 > > +#define SC_P_SPI3_CS1_ADMA_LCDIF_RESET > SC_P_SPI3_CS1 2 > > +#define SC_P_SPI3_CS1_ADMA_SPI2_CS0 SC_P_SPI3_CS1 > 3 > > +#define SC_P_SPI3_CS1_ADMA_LCDIF_D16 SC_P_SPI3_CS1 > 4 > > +#define SC_P_MCLK_IN1_ADMA_ACM_MCLK_IN1 > SC_P_MCLK_IN1 0 > > +#define SC_P_MCLK_IN1_ADMA_I2C3_SDA > SC_P_MCLK_IN1 1 > > +#define SC_P_MCLK_IN1_ADMA_LCDIF_EN > SC_P_MCLK_IN1 2 > > +#define SC_P_MCLK_IN1_ADMA_SPI2_SCK > SC_P_MCLK_IN1 3 > > +#define SC_P_MCLK_IN1_ADMA_LCDIF_D17 > SC_P_MCLK_IN1 4 > > +#define SC_P_MCLK_IN0_ADMA_ACM_MCLK_IN0 > SC_P_MCLK_IN0 0 > > +#define SC_P_MCLK_IN0_ADMA_ESAI0_RX_HF_CLK > SC_P_MCLK_IN0 1 > > +#define SC_P_MCLK_IN0_ADMA_LCDIF_VSYNC > SC_P_MCLK_IN0 2 > > +#define SC_P_MCLK_IN0_ADMA_SPI2_SDI > SC_P_MCLK_IN0 3 > > +#define SC_P_MCLK_IN0_LSIO_GPIO0_IO19 > SC_P_MCLK_IN0 4 > > +#define SC_P_MCLK_OUT0_ADMA_ACM_MCLK_OUT0 > SC_P_MCLK_OUT0 0 > > +#define SC_P_MCLK_OUT0_ADMA_ESAI0_TX_HF_CLK > SC_P_MCLK_OUT0 1 > > +#define SC_P_MCLK_OUT0_ADMA_LCDIF_CLK > SC_P_MCLK_OUT0 2 > > +#define SC_P_MCLK_OUT0_ADMA_SPI2_SDO > SC_P_MCLK_OUT0 3 > > +#define SC_P_MCLK_OUT0_LSIO_GPIO0_IO20 > SC_P_MCLK_OUT0 4 > > +#define SC_P_UART1_TX_ADMA_UART1_TX > SC_P_UART1_TX 0 > > +#define SC_P_UART1_TX_LSIO_PWM0_OUT > SC_P_UART1_TX 1 > > +#define SC_P_UART1_TX_LSIO_GPT0_CAPTURE > SC_P_UART1_TX 2 > > +#define SC_P_UART1_TX_LSIO_GPIO0_IO21 > SC_P_UART1_TX 4 > > +#define SC_P_UART1_RX_ADMA_UART1_RX > SC_P_UART1_RX 0 > > +#define SC_P_UART1_RX_LSIO_PWM1_OUT > SC_P_UART1_RX 1 > > +#define SC_P_UART1_RX_LSIO_GPT0_COMPARE > SC_P_UART1_RX 2 > > +#define SC_P_UART1_RX_LSIO_GPT1_CLK SC_P_UART1_RX > 3 > > +#define SC_P_UART1_RX_LSIO_GPIO0_IO22 > SC_P_UART1_RX 4 > > +#define SC_P_UART1_RTS_B_ADMA_UART1_RTS_B > SC_P_UART1_RTS_B 0 > > +#define SC_P_UART1_RTS_B_LSIO_PWM2_OUT > SC_P_UART1_RTS_B 1 > > +#define SC_P_UART1_RTS_B_ADMA_LCDIF_D16 > SC_P_UART1_RTS_B 2 > > +#define SC_P_UART1_RTS_B_LSIO_GPT1_CAPTURE > SC_P_UART1_RTS_B 3 > > +#define SC_P_UART1_RTS_B_LSIO_GPT0_CLK > SC_P_UART1_RTS_B 4 > > +#define SC_P_UART1_CTS_B_ADMA_UART1_CTS_B > SC_P_UART1_CTS_B 0 > > +#define SC_P_UART1_CTS_B_LSIO_PWM3_OUT > SC_P_UART1_CTS_B 1 > > +#define SC_P_UART1_CTS_B_ADMA_LCDIF_D17 > SC_P_UART1_CTS_B 2 > > +#define SC_P_UART1_CTS_B_LSIO_GPT1_COMPARE > SC_P_UART1_CTS_B 3 > > +#define SC_P_UART1_CTS_B_LSIO_GPIO0_IO24 > SC_P_UART1_CTS_B 4 > > +#define SC_P_SAI0_TXD_ADMA_SAI0_TXD SC_P_SAI0_TXD > 0 > > +#define SC_P_SAI0_TXD_ADMA_SAI1_RXC SC_P_SAI0_TXD > 1 > > +#define SC_P_SAI0_TXD_ADMA_SPI1_SDO SC_P_SAI0_TXD > 2 > > +#define SC_P_SAI0_TXD_ADMA_LCDIF_D18 > SC_P_SAI0_TXD 3 > > +#define SC_P_SAI0_TXD_LSIO_GPIO0_IO25 SC_P_SAI0_TXD > 4 > > +#define SC_P_SAI0_TXC_ADMA_SAI0_TXC SC_P_SAI0_TXC > 0 > > +#define SC_P_SAI0_TXC_ADMA_SAI1_TXD SC_P_SAI0_TXC > 1 > > +#define SC_P_SAI0_TXC_ADMA_SPI1_SDI SC_P_SAI0_TXC > 2 > > +#define SC_P_SAI0_TXC_ADMA_LCDIF_D19 SC_P_SAI0_TXC > 3 > > +#define SC_P_SAI0_TXC_LSIO_GPIO0_IO26 SC_P_SAI0_TXC > 4 > > +#define SC_P_SAI0_RXD_ADMA_SAI0_RXD > SC_P_SAI0_RXD 0 > > +#define SC_P_SAI0_RXD_ADMA_SAI1_RXFS > SC_P_SAI0_RXD 1 > > +#define SC_P_SAI0_RXD_ADMA_SPI1_CS0 SC_P_SAI0_RXD > 2 > > +#define SC_P_SAI0_RXD_ADMA_LCDIF_D20 > SC_P_SAI0_RXD 3 > > +#define SC_P_SAI0_RXD_LSIO_GPIO0_IO27 SC_P_SAI0_RXD > 4 > > +#define SC_P_SAI0_TXFS_ADMA_SAI0_TXFS > SC_P_SAI0_TXFS 0 > > +#define SC_P_SAI0_TXFS_ADMA_SPI2_CS1 > SC_P_SAI0_TXFS 1 > > +#define SC_P_SAI0_TXFS_ADMA_SPI1_SCK > SC_P_SAI0_TXFS 2 > > +#define SC_P_SAI0_TXFS_LSIO_GPIO0_IO28 > SC_P_SAI0_TXFS 4 > > +#define SC_P_SAI1_RXD_ADMA_SAI1_RXD > SC_P_SAI1_RXD 0 > > +#define SC_P_SAI1_RXD_ADMA_SAI0_RXFS > SC_P_SAI1_RXD 1 > > +#define SC_P_SAI1_RXD_ADMA_SPI1_CS1 SC_P_SAI1_RXD > 2 > > +#define SC_P_SAI1_RXD_ADMA_LCDIF_D21 > SC_P_SAI1_RXD 3 > > +#define SC_P_SAI1_RXD_LSIO_GPIO0_IO29 SC_P_SAI1_RXD > 4 > > +#define SC_P_SAI1_RXC_ADMA_SAI1_RXC SC_P_SAI1_RXC > 0 > > +#define SC_P_SAI1_RXC_ADMA_SAI1_TXC SC_P_SAI1_RXC > 1 > > +#define SC_P_SAI1_RXC_ADMA_LCDIF_D22 > SC_P_SAI1_RXC 3 > > +#define SC_P_SAI1_RXC_LSIO_GPIO0_IO30 SC_P_SAI1_RXC > 4 > > +#define SC_P_SAI1_RXFS_ADMA_SAI1_RXFS > SC_P_SAI1_RXFS 0 > > +#define SC_P_SAI1_RXFS_ADMA_SAI1_TXFS > SC_P_SAI1_RXFS 1 > > +#define SC_P_SAI1_RXFS_ADMA_LCDIF_D23 > SC_P_SAI1_RXFS 3 > > +#define SC_P_SAI1_RXFS_LSIO_GPIO0_IO31 > SC_P_SAI1_RXFS 4 > > +#define SC_P_SPI2_CS0_ADMA_SPI2_CS0 SC_P_SPI2_CS0 > 0 > > +#define SC_P_SPI2_CS0_LSIO_GPIO1_IO00 SC_P_SPI2_CS0 > 4 > > +#define SC_P_SPI2_SDO_ADMA_SPI2_SDO > SC_P_SPI2_SDO 0 > > +#define SC_P_SPI2_SDO_LSIO_GPIO1_IO01 SC_P_SPI2_SDO > 4 > > +#define SC_P_SPI2_SDI_ADMA_SPI2_SDI SC_P_SPI2_SDI > 0 > > +#define SC_P_SPI2_SDI_LSIO_GPIO1_IO02 SC_P_SPI2_SDI > 4 > > +#define SC_P_SPI2_SCK_ADMA_SPI2_SCK SC_P_SPI2_SCK > 0 > > +#define SC_P_SPI2_SCK_LSIO_GPIO1_IO03 SC_P_SPI2_SCK > 4 > > +#define SC_P_SPI0_SCK_ADMA_SPI0_SCK SC_P_SPI0_SCK > 0 > > +#define SC_P_SPI0_SCK_ADMA_SAI0_TXC SC_P_SPI0_SCK > 1 > > +#define SC_P_SPI0_SCK_M40_I2C0_SCL SC_P_SPI0_SCK > 2 > > +#define SC_P_SPI0_SCK_M40_GPIO0_IO00 SC_P_SPI0_SCK > 3 > > +#define SC_P_SPI0_SCK_LSIO_GPIO1_IO04 SC_P_SPI0_SCK > 4 > > +#define SC_P_SPI0_SDI_ADMA_SPI0_SDI SC_P_SPI0_SDI > 0 > > +#define SC_P_SPI0_SDI_ADMA_SAI0_TXD SC_P_SPI0_SDI > 1 > > +#define SC_P_SPI0_SDI_M40_TPM0_CH0 SC_P_SPI0_SDI > 2 > > +#define SC_P_SPI0_SDI_M40_GPIO0_IO02 SC_P_SPI0_SDI > 3 > > +#define SC_P_SPI0_SDI_LSIO_GPIO1_IO05 SC_P_SPI0_SDI > 4 > > +#define SC_P_SPI0_SDO_ADMA_SPI0_SDO > SC_P_SPI0_SDO 0 > > +#define SC_P_SPI0_SDO_ADMA_SAI0_TXFS > SC_P_SPI0_SDO 1 > > +#define SC_P_SPI0_SDO_M40_I2C0_SDA SC_P_SPI0_SDO > 2 > > +#define SC_P_SPI0_SDO_M40_GPIO0_IO01 SC_P_SPI0_SDO > 3 > > +#define SC_P_SPI0_SDO_LSIO_GPIO1_IO06 SC_P_SPI0_SDO > 4 > > +#define SC_P_SPI0_CS1_ADMA_SPI0_CS1 SC_P_SPI0_CS1 > 0 > > +#define SC_P_SPI0_CS1_ADMA_SAI0_RXC SC_P_SPI0_CS1 > 1 > > +#define SC_P_SPI0_CS1_ADMA_SAI1_TXD SC_P_SPI0_CS1 > 2 > > +#define SC_P_SPI0_CS1_ADMA_LCD_PWM0_OUT > SC_P_SPI0_CS1 3 > > +#define SC_P_SPI0_CS1_LSIO_GPIO1_IO07 SC_P_SPI0_CS1 > 4 > > +#define SC_P_SPI0_CS0_ADMA_SPI0_CS0 SC_P_SPI0_CS0 > 0 > > +#define SC_P_SPI0_CS0_ADMA_SAI0_RXD SC_P_SPI0_CS0 > 1 > > +#define SC_P_SPI0_CS0_M40_TPM0_CH1 SC_P_SPI0_CS0 > 2 > > +#define SC_P_SPI0_CS0_M40_GPIO0_IO03 SC_P_SPI0_CS0 > 3 > > +#define SC_P_SPI0_CS0_LSIO_GPIO1_IO08 SC_P_SPI0_CS0 > 4 > > +#define SC_P_ADC_IN1_ADMA_ADC_IN1 SC_P_ADC_IN1 > 0 > > +#define SC_P_ADC_IN1_M40_I2C0_SDA SC_P_ADC_IN1 > 1 > > +#define SC_P_ADC_IN1_M40_GPIO0_IO01 SC_P_ADC_IN1 > 2 > > +#define SC_P_ADC_IN1_LSIO_GPIO1_IO09 SC_P_ADC_IN1 > 4 > > +#define SC_P_ADC_IN0_ADMA_ADC_IN0 SC_P_ADC_IN0 > 0 > > +#define SC_P_ADC_IN0_M40_I2C0_SCL SC_P_ADC_IN0 > 1 > > +#define SC_P_ADC_IN0_M40_GPIO0_IO00 SC_P_ADC_IN0 > 2 > > +#define SC_P_ADC_IN0_LSIO_GPIO1_IO10 SC_P_ADC_IN0 > 4 > > +#define SC_P_ADC_IN3_ADMA_ADC_IN3 SC_P_ADC_IN3 > 0 > > +#define SC_P_ADC_IN3_M40_UART0_TX SC_P_ADC_IN3 > 1 > > +#define SC_P_ADC_IN3_M40_GPIO0_IO03 SC_P_ADC_IN3 > 2 > > +#define SC_P_ADC_IN3_ADMA_ACM_MCLK_OUT0 > SC_P_ADC_IN3 3 > > +#define SC_P_ADC_IN3_LSIO_GPIO1_IO11 SC_P_ADC_IN3 > 4 > > +#define SC_P_ADC_IN2_ADMA_ADC_IN2 SC_P_ADC_IN2 > 0 > > +#define SC_P_ADC_IN2_M40_UART0_RX SC_P_ADC_IN2 > 1 > > +#define SC_P_ADC_IN2_M40_GPIO0_IO02 SC_P_ADC_IN2 > 2 > > +#define SC_P_ADC_IN2_ADMA_ACM_MCLK_IN0 > SC_P_ADC_IN2 3 > > +#define SC_P_ADC_IN2_LSIO_GPIO1_IO12 SC_P_ADC_IN2 > 4 > > +#define SC_P_ADC_IN5_ADMA_ADC_IN5 SC_P_ADC_IN5 > 0 > > +#define SC_P_ADC_IN5_M40_TPM0_CH1 SC_P_ADC_IN5 > 1 > > +#define SC_P_ADC_IN5_M40_GPIO0_IO05 SC_P_ADC_IN5 > 2 > > +#define SC_P_ADC_IN5_LSIO_GPIO1_IO13 SC_P_ADC_IN5 > 4 > > +#define SC_P_ADC_IN4_ADMA_ADC_IN4 SC_P_ADC_IN4 > 0 > > +#define SC_P_ADC_IN4_M40_TPM0_CH0 SC_P_ADC_IN4 > 1 > > +#define SC_P_ADC_IN4_M40_GPIO0_IO04 SC_P_ADC_IN4 > 2 > > +#define SC_P_ADC_IN4_LSIO_GPIO1_IO14 SC_P_ADC_IN4 > 4 > > +#define SC_P_FLEXCAN0_RX_ADMA_FLEXCAN0_RX > SC_P_FLEXCAN0_RX 0 > > +#define SC_P_FLEXCAN0_RX_ADMA_SAI2_RXC > SC_P_FLEXCAN0_RX 1 > > +#define SC_P_FLEXCAN0_RX_ADMA_UART0_RTS_B > SC_P_FLEXCAN0_RX 2 > > +#define SC_P_FLEXCAN0_RX_ADMA_SAI1_TXC > SC_P_FLEXCAN0_RX 3 > > +#define SC_P_FLEXCAN0_RX_LSIO_GPIO1_IO15 > SC_P_FLEXCAN0_RX 4 > > +#define SC_P_FLEXCAN0_TX_ADMA_FLEXCAN0_TX > SC_P_FLEXCAN0_TX 0 > > +#define SC_P_FLEXCAN0_TX_ADMA_SAI2_RXD > SC_P_FLEXCAN0_TX 1 > > +#define SC_P_FLEXCAN0_TX_ADMA_UART0_CTS_B > SC_P_FLEXCAN0_TX 2 > > +#define SC_P_FLEXCAN0_TX_ADMA_SAI1_TXFS > SC_P_FLEXCAN0_TX 3 > > +#define SC_P_FLEXCAN0_TX_LSIO_GPIO1_IO16 > SC_P_FLEXCAN0_TX 4 > > +#define SC_P_FLEXCAN1_RX_ADMA_FLEXCAN1_RX > SC_P_FLEXCAN1_RX 0 > > +#define SC_P_FLEXCAN1_RX_ADMA_SAI2_RXFS > SC_P_FLEXCAN1_RX 1 > > +#define SC_P_FLEXCAN1_RX_ADMA_FTM_CH2 > SC_P_FLEXCAN1_RX 2 > > +#define SC_P_FLEXCAN1_RX_ADMA_SAI1_TXD > SC_P_FLEXCAN1_RX 3 > > +#define SC_P_FLEXCAN1_RX_LSIO_GPIO1_IO17 > SC_P_FLEXCAN1_RX 4 > > +#define SC_P_FLEXCAN1_TX_ADMA_FLEXCAN1_TX > SC_P_FLEXCAN1_TX 0 > > +#define SC_P_FLEXCAN1_TX_ADMA_SAI3_RXC > SC_P_FLEXCAN1_TX 1 > > +#define SC_P_FLEXCAN1_TX_ADMA_DMA0_REQ_IN0 > SC_P_FLEXCAN1_TX 2 > > +#define SC_P_FLEXCAN1_TX_ADMA_SAI1_RXD > SC_P_FLEXCAN1_TX 3 > > +#define SC_P_FLEXCAN1_TX_LSIO_GPIO1_IO18 > SC_P_FLEXCAN1_TX 4 > > +#define SC_P_FLEXCAN2_RX_ADMA_FLEXCAN2_RX > SC_P_FLEXCAN2_RX 0 > > +#define SC_P_FLEXCAN2_RX_ADMA_SAI3_RXD > SC_P_FLEXCAN2_RX 1 > > +#define SC_P_FLEXCAN2_RX_ADMA_UART3_RX > SC_P_FLEXCAN2_RX 2 > > +#define SC_P_FLEXCAN2_RX_ADMA_SAI1_RXFS > SC_P_FLEXCAN2_RX 3 > > +#define SC_P_FLEXCAN2_RX_LSIO_GPIO1_IO19 > SC_P_FLEXCAN2_RX 4 > > +#define SC_P_FLEXCAN2_TX_ADMA_FLEXCAN2_TX > SC_P_FLEXCAN2_TX 0 > > +#define SC_P_FLEXCAN2_TX_ADMA_SAI3_RXFS > SC_P_FLEXCAN2_TX 1 > > +#define SC_P_FLEXCAN2_TX_ADMA_UART3_TX > SC_P_FLEXCAN2_TX 2 > > +#define SC_P_FLEXCAN2_TX_ADMA_SAI1_RXC > SC_P_FLEXCAN2_TX 3 > > +#define SC_P_FLEXCAN2_TX_LSIO_GPIO1_IO20 > SC_P_FLEXCAN2_TX 4 > > +#define SC_P_UART0_RX_ADMA_UART0_RX > SC_P_UART0_RX 0 > > +#define SC_P_UART0_RX_ADMA_MQS_R > SC_P_UART0_RX 1 > > +#define SC_P_UART0_RX_ADMA_FLEXCAN0_RX > SC_P_UART0_RX 2 > > +#define SC_P_UART0_RX_LSIO_GPIO1_IO21 > SC_P_UART0_RX 4 > > +#define SC_P_UART0_TX_ADMA_UART0_TX > SC_P_UART0_TX 0 > > +#define SC_P_UART0_TX_ADMA_MQS_L > SC_P_UART0_TX 1 > > +#define SC_P_UART0_TX_ADMA_FLEXCAN0_TX > SC_P_UART0_TX 2 > > +#define SC_P_UART0_TX_LSIO_GPIO1_IO22 > SC_P_UART0_TX 4 > > +#define SC_P_UART2_TX_ADMA_UART2_TX > SC_P_UART2_TX 0 > > +#define SC_P_UART2_TX_ADMA_FTM_CH1 > SC_P_UART2_TX 1 > > +#define SC_P_UART2_TX_ADMA_FLEXCAN1_TX > SC_P_UART2_TX 2 > > +#define SC_P_UART2_TX_LSIO_GPIO1_IO23 > SC_P_UART2_TX 4 > > +#define SC_P_UART2_RX_ADMA_UART2_RX > SC_P_UART2_RX 0 > > +#define SC_P_UART2_RX_ADMA_FTM_CH0 > SC_P_UART2_RX 1 > > +#define SC_P_UART2_RX_ADMA_FLEXCAN1_RX > SC_P_UART2_RX 2 > > +#define SC_P_UART2_RX_LSIO_GPIO1_IO24 > SC_P_UART2_RX 4 > > +#define SC_P_MIPI_DSI0_I2C0_SCL_MIPI_DSI0_I2C0_SCL > SC_P_MIPI_DSI0_I2C0_SCL 0 > > +#define SC_P_MIPI_DSI0_I2C0_SCL_MIPI_DSI1_GPIO0_IO02 > SC_P_MIPI_DSI0_I2C0_SCL 1 > > +#define SC_P_MIPI_DSI0_I2C0_SCL_LSIO_GPIO1_IO25 > SC_P_MIPI_DSI0_I2C0_SCL 4 > > +#define SC_P_MIPI_DSI0_I2C0_SDA_MIPI_DSI0_I2C0_SDA > SC_P_MIPI_DSI0_I2C0_SDA 0 > > +#define SC_P_MIPI_DSI0_I2C0_SDA_MIPI_DSI1_GPIO0_IO03 > SC_P_MIPI_DSI0_I2C0_SDA 1 > > +#define SC_P_MIPI_DSI0_I2C0_SDA_LSIO_GPIO1_IO26 > SC_P_MIPI_DSI0_I2C0_SDA 4 > > +#define SC_P_MIPI_DSI0_GPIO0_00_MIPI_DSI0_GPIO0_IO00 > SC_P_MIPI_DSI0_GPIO0_00 0 > > +#define SC_P_MIPI_DSI0_GPIO0_00_ADMA_I2C1_SCL > SC_P_MIPI_DSI0_GPIO0_00 1 > > +#define SC_P_MIPI_DSI0_GPIO0_00_MIPI_DSI0_PWM0_OUT > SC_P_MIPI_DSI0_GPIO0_00 2 > > +#define SC_P_MIPI_DSI0_GPIO0_00_LSIO_GPIO1_IO27 > SC_P_MIPI_DSI0_GPIO0_00 4 > > +#define SC_P_MIPI_DSI0_GPIO0_01_MIPI_DSI0_GPIO0_IO01 > SC_P_MIPI_DSI0_GPIO0_01 0 > > +#define SC_P_MIPI_DSI0_GPIO0_01_ADMA_I2C1_SDA > SC_P_MIPI_DSI0_GPIO0_01 1 > > +#define SC_P_MIPI_DSI0_GPIO0_01_LSIO_GPIO1_IO28 > SC_P_MIPI_DSI0_GPIO0_01 4 > > +#define SC_P_MIPI_DSI1_I2C0_SCL_MIPI_DSI1_I2C0_SCL > SC_P_MIPI_DSI1_I2C0_SCL 0 > > +#define SC_P_MIPI_DSI1_I2C0_SCL_MIPI_DSI0_GPIO0_IO02 > SC_P_MIPI_DSI1_I2C0_SCL 1 > > +#define SC_P_MIPI_DSI1_I2C0_SCL_LSIO_GPIO1_IO29 > SC_P_MIPI_DSI1_I2C0_SCL 4 > > +#define SC_P_MIPI_DSI1_I2C0_SDA_MIPI_DSI1_I2C0_SDA > SC_P_MIPI_DSI1_I2C0_SDA 0 > > +#define SC_P_MIPI_DSI1_I2C0_SDA_MIPI_DSI0_GPIO0_IO03 > SC_P_MIPI_DSI1_I2C0_SDA 1 > > +#define SC_P_MIPI_DSI1_I2C0_SDA_LSIO_GPIO1_IO30 > SC_P_MIPI_DSI1_I2C0_SDA 4 > > +#define SC_P_MIPI_DSI1_GPIO0_00_MIPI_DSI1_GPIO0_IO00 > SC_P_MIPI_DSI1_GPIO0_00 0 > > +#define SC_P_MIPI_DSI1_GPIO0_00_ADMA_I2C2_SCL > SC_P_MIPI_DSI1_GPIO0_00 1 > > +#define SC_P_MIPI_DSI1_GPIO0_00_MIPI_DSI1_PWM0_OUT > SC_P_MIPI_DSI1_GPIO0_00 2 > > +#define SC_P_MIPI_DSI1_GPIO0_00_LSIO_GPIO1_IO31 > SC_P_MIPI_DSI1_GPIO0_00 4 > > +#define SC_P_MIPI_DSI1_GPIO0_01_MIPI_DSI1_GPIO0_IO01 > SC_P_MIPI_DSI1_GPIO0_01 0 > > +#define SC_P_MIPI_DSI1_GPIO0_01_ADMA_I2C2_SDA > SC_P_MIPI_DSI1_GPIO0_01 1 > > +#define SC_P_MIPI_DSI1_GPIO0_01_LSIO_GPIO2_IO00 > SC_P_MIPI_DSI1_GPIO0_01 4 > > +#define SC_P_JTAG_TRST_B_SCU_JTAG_TRST_B > SC_P_JTAG_TRST_B 0 > > +#define SC_P_JTAG_TRST_B_SCU_WDOG0_WDOG_OUT > SC_P_JTAG_TRST_B 1 > > +#define SC_P_PMIC_I2C_SCL_SCU_PMIC_I2C_SCL > SC_P_PMIC_I2C_SCL 0 > > +#define SC_P_PMIC_I2C_SCL_SCU_GPIO0_IOXX_PMIC_A35_ON > SC_P_PMIC_I2C_SCL 1 > > +#define SC_P_PMIC_I2C_SCL_LSIO_GPIO2_IO01 > SC_P_PMIC_I2C_SCL 4 > > +#define SC_P_PMIC_I2C_SDA_SCU_PMIC_I2C_SDA > SC_P_PMIC_I2C_SDA 0 > > +#define SC_P_PMIC_I2C_SDA_SCU_GPIO0_IOXX_PMIC_GPU_ON > SC_P_PMIC_I2C_SDA 1 > > +#define SC_P_PMIC_I2C_SDA_LSIO_GPIO2_IO02 > SC_P_PMIC_I2C_SDA 4 > > +#define SC_P_PMIC_INT_B_SCU_DSC_PMIC_INT_B > SC_P_PMIC_INT_B 0 > > +#define SC_P_SCU_GPIO0_00_SCU_GPIO0_IO00 > SC_P_SCU_GPIO0_00 0 > > +#define SC_P_SCU_GPIO0_00_SCU_UART0_RX > SC_P_SCU_GPIO0_00 1 > > +#define SC_P_SCU_GPIO0_00_M40_UART0_RX > SC_P_SCU_GPIO0_00 2 > > +#define SC_P_SCU_GPIO0_00_ADMA_UART3_RX > SC_P_SCU_GPIO0_00 3 > > +#define SC_P_SCU_GPIO0_00_LSIO_GPIO2_IO03 > SC_P_SCU_GPIO0_00 4 > > +#define SC_P_SCU_GPIO0_01_SCU_GPIO0_IO01 > SC_P_SCU_GPIO0_01 0 > > +#define SC_P_SCU_GPIO0_01_SCU_UART0_TX > SC_P_SCU_GPIO0_01 1 > > +#define SC_P_SCU_GPIO0_01_M40_UART0_TX > SC_P_SCU_GPIO0_01 2 > > +#define SC_P_SCU_GPIO0_01_ADMA_UART3_TX > SC_P_SCU_GPIO0_01 3 > > +#define SC_P_SCU_GPIO0_01_SCU_WDOG0_WDOG_OUT > SC_P_SCU_GPIO0_01 4 > > +#define SC_P_SCU_PMIC_STANDBY_SCU_DSC_PMIC_STANDBY > SC_P_SCU_PMIC_STANDBY 0 > > +#define SC_P_SCU_BOOT_MODE0_SCU_DSC_BOOT_MODE0 > SC_P_SCU_BOOT_MODE0 0 > > +#define SC_P_SCU_BOOT_MODE1_SCU_DSC_BOOT_MODE1 > SC_P_SCU_BOOT_MODE1 0 > > +#define SC_P_SCU_BOOT_MODE2_SCU_DSC_BOOT_MODE2 > SC_P_SCU_BOOT_MODE2 0 > > +#define SC_P_SCU_BOOT_MODE2_SCU_PMIC_I2C_SDA > SC_P_SCU_BOOT_MODE2 1 > > +#define SC_P_SCU_BOOT_MODE3_SCU_DSC_BOOT_MODE3 > SC_P_SCU_BOOT_MODE3 0 > > +#define SC_P_SCU_BOOT_MODE3_SCU_PMIC_I2C_SCL > SC_P_SCU_BOOT_MODE3 1 > > +#define SC_P_SCU_BOOT_MODE3_SCU_DSC_RTC_CLOCK_OUTPUT_32K > SC_P_SCU_BOOT_MODE3 3 > > +#define SC_P_CSI_D00_CI_PI_D02 SC_P_CSI_D00 > 0 > > +#define SC_P_CSI_D00_ADMA_SAI0_RXC SC_P_CSI_D00 > 2 > > +#define SC_P_CSI_D01_CI_PI_D03 SC_P_CSI_D01 > 0 > > +#define SC_P_CSI_D01_ADMA_SAI0_RXD SC_P_CSI_D01 > 2 > > +#define SC_P_CSI_D02_CI_PI_D04 SC_P_CSI_D02 > 0 > > +#define SC_P_CSI_D02_ADMA_SAI0_RXFS SC_P_CSI_D02 > 2 > > +#define SC_P_CSI_D03_CI_PI_D05 SC_P_CSI_D03 > 0 > > +#define SC_P_CSI_D03_ADMA_SAI2_RXC SC_P_CSI_D03 > 2 > > +#define SC_P_CSI_D04_CI_PI_D06 SC_P_CSI_D04 > 0 > > +#define SC_P_CSI_D04_ADMA_SAI2_RXD SC_P_CSI_D04 > 2 > > +#define SC_P_CSI_D05_CI_PI_D07 SC_P_CSI_D05 > 0 > > +#define SC_P_CSI_D05_ADMA_SAI2_RXFS SC_P_CSI_D05 > 2 > > +#define SC_P_CSI_D06_CI_PI_D08 SC_P_CSI_D06 > 0 > > +#define SC_P_CSI_D06_ADMA_SAI3_RXC SC_P_CSI_D06 > 2 > > +#define SC_P_CSI_D07_CI_PI_D09 SC_P_CSI_D07 > 0 > > +#define SC_P_CSI_D07_ADMA_SAI3_RXD SC_P_CSI_D07 > 2 > > +#define SC_P_CSI_HSYNC_CI_PI_HSYNC SC_P_CSI_HSYNC > 0 > > +#define SC_P_CSI_HSYNC_CI_PI_D00 SC_P_CSI_HSYNC > 1 > > +#define SC_P_CSI_HSYNC_ADMA_SAI3_RXFS > SC_P_CSI_HSYNC 2 > > +#define SC_P_CSI_VSYNC_CI_PI_VSYNC SC_P_CSI_VSYNC > 0 > > +#define SC_P_CSI_VSYNC_CI_PI_D01 SC_P_CSI_VSYNC > 1 > > +#define SC_P_CSI_PCLK_CI_PI_PCLK SC_P_CSI_PCLK > 0 > > +#define SC_P_CSI_PCLK_MIPI_CSI0_I2C0_SCL SC_P_CSI_PCLK > 1 > > +#define SC_P_CSI_PCLK_ADMA_SPI1_SCK SC_P_CSI_PCLK > 3 > > +#define SC_P_CSI_PCLK_LSIO_GPIO3_IO00 SC_P_CSI_PCLK > 4 > > +#define SC_P_CSI_MCLK_CI_PI_MCLK SC_P_CSI_MCLK > 0 > > +#define SC_P_CSI_MCLK_MIPI_CSI0_I2C0_SDA > SC_P_CSI_MCLK 1 > > +#define SC_P_CSI_MCLK_ADMA_SPI1_SDO > SC_P_CSI_MCLK 3 > > +#define SC_P_CSI_MCLK_LSIO_GPIO3_IO01 > SC_P_CSI_MCLK 4 > > +#define SC_P_CSI_EN_CI_PI_EN SC_P_CSI_EN > 0 > > +#define SC_P_CSI_EN_CI_PI_I2C_SCL SC_P_CSI_EN > 1 > > +#define SC_P_CSI_EN_ADMA_I2C3_SCL SC_P_CSI_EN > 2 > > +#define SC_P_CSI_EN_ADMA_SPI1_SDI SC_P_CSI_EN > 3 > > +#define SC_P_CSI_EN_LSIO_GPIO3_IO02 SC_P_CSI_EN > 4 > > +#define SC_P_CSI_RESET_CI_PI_RESET SC_P_CSI_RESET > 0 > > +#define SC_P_CSI_RESET_CI_PI_I2C_SDA SC_P_CSI_RESET > 1 > > +#define SC_P_CSI_RESET_ADMA_I2C3_SDA > SC_P_CSI_RESET 2 > > +#define SC_P_CSI_RESET_ADMA_SPI1_CS0 SC_P_CSI_RESET > 3 > > +#define SC_P_CSI_RESET_LSIO_GPIO3_IO03 SC_P_CSI_RESET > 4 > > +#define SC_P_MIPI_CSI0_MCLK_OUT_MIPI_CSI0_ACM_MCLK_OUT > SC_P_MIPI_CSI0_MCLK_OUT 0 > > +#define SC_P_MIPI_CSI0_MCLK_OUT_LSIO_GPIO3_IO04 > SC_P_MIPI_CSI0_MCLK_OUT 4 > > +#define SC_P_MIPI_CSI0_I2C0_SCL_MIPI_CSI0_I2C0_SCL > SC_P_MIPI_CSI0_I2C0_SCL 0 > > +#define SC_P_MIPI_CSI0_I2C0_SCL_MIPI_CSI0_GPIO0_IO02 > SC_P_MIPI_CSI0_I2C0_SCL 1 > > +#define SC_P_MIPI_CSI0_I2C0_SCL_LSIO_GPIO3_IO05 > SC_P_MIPI_CSI0_I2C0_SCL 4 > > +#define SC_P_MIPI_CSI0_I2C0_SDA_MIPI_CSI0_I2C0_SDA > SC_P_MIPI_CSI0_I2C0_SDA 0 > > +#define SC_P_MIPI_CSI0_I2C0_SDA_MIPI_CSI0_GPIO0_IO03 > SC_P_MIPI_CSI0_I2C0_SDA 1 > > +#define SC_P_MIPI_CSI0_I2C0_SDA_LSIO_GPIO3_IO06 > SC_P_MIPI_CSI0_I2C0_SDA 4 > > +#define SC_P_MIPI_CSI0_GPIO0_01_MIPI_CSI0_GPIO0_IO01 > SC_P_MIPI_CSI0_GPIO0_01 0 > > +#define SC_P_MIPI_CSI0_GPIO0_01_ADMA_I2C0_SDA > SC_P_MIPI_CSI0_GPIO0_01 1 > > +#define SC_P_MIPI_CSI0_GPIO0_01_LSIO_GPIO3_IO07 > SC_P_MIPI_CSI0_GPIO0_01 4 > > +#define SC_P_MIPI_CSI0_GPIO0_00_MIPI_CSI0_GPIO0_IO00 > SC_P_MIPI_CSI0_GPIO0_00 0 > > +#define SC_P_MIPI_CSI0_GPIO0_00_ADMA_I2C0_SCL > SC_P_MIPI_CSI0_GPIO0_00 1 > > +#define SC_P_MIPI_CSI0_GPIO0_00_LSIO_GPIO3_IO08 > SC_P_MIPI_CSI0_GPIO0_00 4 > > +#define SC_P_QSPI0A_DATA0_LSIO_QSPI0A_DATA0 > SC_P_QSPI0A_DATA0 0 > > +#define SC_P_QSPI0A_DATA0_LSIO_GPIO3_IO09 > SC_P_QSPI0A_DATA0 4 > > +#define SC_P_QSPI0A_DATA1_LSIO_QSPI0A_DATA1 > SC_P_QSPI0A_DATA1 0 > > +#define SC_P_QSPI0A_DATA1_LSIO_GPIO3_IO10 > SC_P_QSPI0A_DATA1 4 > > +#define SC_P_QSPI0A_DATA2_LSIO_QSPI0A_DATA2 > SC_P_QSPI0A_DATA2 0 > > +#define SC_P_QSPI0A_DATA2_LSIO_GPIO3_IO11 > SC_P_QSPI0A_DATA2 4 > > +#define SC_P_QSPI0A_DATA3_LSIO_QSPI0A_DATA3 > SC_P_QSPI0A_DATA3 0 > > +#define SC_P_QSPI0A_DATA3_LSIO_GPIO3_IO12 > SC_P_QSPI0A_DATA3 4 > > +#define SC_P_QSPI0A_DQS_LSIO_QSPI0A_DQS > SC_P_QSPI0A_DQS 0 > > +#define SC_P_QSPI0A_DQS_LSIO_GPIO3_IO13 > SC_P_QSPI0A_DQS 4 > > +#define SC_P_QSPI0A_SS0_B_LSIO_QSPI0A_SS0_B > SC_P_QSPI0A_SS0_B 0 > > +#define SC_P_QSPI0A_SS0_B_LSIO_GPIO3_IO14 > SC_P_QSPI0A_SS0_B 4 > > +#define SC_P_QSPI0A_SS1_B_LSIO_QSPI0A_SS1_B > SC_P_QSPI0A_SS1_B 0 > > +#define SC_P_QSPI0A_SS1_B_LSIO_GPIO3_IO15 > SC_P_QSPI0A_SS1_B 4 > > +#define SC_P_QSPI0A_SCLK_LSIO_QSPI0A_SCLK > SC_P_QSPI0A_SCLK 0 > > +#define SC_P_QSPI0A_SCLK_LSIO_GPIO3_IO16 > SC_P_QSPI0A_SCLK 4 > > +#define SC_P_QSPI0B_SCLK_LSIO_QSPI0B_SCLK > SC_P_QSPI0B_SCLK 0 > > +#define SC_P_QSPI0B_SCLK_LSIO_QSPI1A_SCLK > SC_P_QSPI0B_SCLK 1 > > +#define SC_P_QSPI0B_SCLK_LSIO_KPP0_COL0 > SC_P_QSPI0B_SCLK 2 > > +#define SC_P_QSPI0B_SCLK_LSIO_GPIO3_IO17 > SC_P_QSPI0B_SCLK 4 > > +#define SC_P_QSPI0B_DATA0_LSIO_QSPI0B_DATA0 > SC_P_QSPI0B_DATA0 0 > > +#define SC_P_QSPI0B_DATA0_LSIO_QSPI1A_DATA0 > SC_P_QSPI0B_DATA0 1 > > +#define SC_P_QSPI0B_DATA0_LSIO_KPP0_COL1 > SC_P_QSPI0B_DATA0 2 > > +#define SC_P_QSPI0B_DATA0_LSIO_GPIO3_IO18 > SC_P_QSPI0B_DATA0 4 > > +#define SC_P_QSPI0B_DATA1_LSIO_QSPI0B_DATA1 > SC_P_QSPI0B_DATA1 0 > > +#define SC_P_QSPI0B_DATA1_LSIO_QSPI1A_DATA1 > SC_P_QSPI0B_DATA1 1 > > +#define SC_P_QSPI0B_DATA1_LSIO_KPP0_COL2 > SC_P_QSPI0B_DATA1 2 > > +#define SC_P_QSPI0B_DATA1_LSIO_GPIO3_IO19 > SC_P_QSPI0B_DATA1 4 > > +#define SC_P_QSPI0B_DATA2_LSIO_QSPI0B_DATA2 > SC_P_QSPI0B_DATA2 0 > > +#define SC_P_QSPI0B_DATA2_LSIO_QSPI1A_DATA2 > SC_P_QSPI0B_DATA2 1 > > +#define SC_P_QSPI0B_DATA2_LSIO_KPP0_COL3 > SC_P_QSPI0B_DATA2 2 > > +#define SC_P_QSPI0B_DATA2_LSIO_GPIO3_IO20 > SC_P_QSPI0B_DATA2 4 > > +#define SC_P_QSPI0B_DATA3_LSIO_QSPI0B_DATA3 > SC_P_QSPI0B_DATA3 0 > > +#define SC_P_QSPI0B_DATA3_LSIO_QSPI1A_DATA3 > SC_P_QSPI0B_DATA3 1 > > +#define SC_P_QSPI0B_DATA3_LSIO_KPP0_ROW0 > SC_P_QSPI0B_DATA3 2 > > +#define SC_P_QSPI0B_DATA3_LSIO_GPIO3_IO21 > SC_P_QSPI0B_DATA3 4 > > +#define SC_P_QSPI0B_DQS_LSIO_QSPI0B_DQS > SC_P_QSPI0B_DQS 0 > > +#define SC_P_QSPI0B_DQS_LSIO_QSPI1A_DQS > SC_P_QSPI0B_DQS 1 > > +#define SC_P_QSPI0B_DQS_LSIO_KPP0_ROW1 > SC_P_QSPI0B_DQS 2 > > +#define SC_P_QSPI0B_DQS_LSIO_GPIO3_IO22 > SC_P_QSPI0B_DQS 4 > > +#define SC_P_QSPI0B_SS0_B_LSIO_QSPI0B_SS0_B > SC_P_QSPI0B_SS0_B 0 > > +#define SC_P_QSPI0B_SS0_B_LSIO_QSPI1A_SS0_B > SC_P_QSPI0B_SS0_B 1 > > +#define SC_P_QSPI0B_SS0_B_LSIO_KPP0_ROW2 > SC_P_QSPI0B_SS0_B 2 > > +#define SC_P_QSPI0B_SS0_B_LSIO_GPIO3_IO23 > SC_P_QSPI0B_SS0_B 4 > > +#define SC_P_QSPI0B_SS1_B_LSIO_QSPI0B_SS1_B > SC_P_QSPI0B_SS1_B 0 > > +#define SC_P_QSPI0B_SS1_B_LSIO_QSPI1A_SS1_B > SC_P_QSPI0B_SS1_B 1 > > +#define SC_P_QSPI0B_SS1_B_LSIO_KPP0_ROW3 > SC_P_QSPI0B_SS1_B 2 > > +#define SC_P_QSPI0B_SS1_B_LSIO_GPIO3_IO24 > SC_P_QSPI0B_SS1_B 4 > > + > > +#endif /* _SC_PADS_H */ > > -- > > 2.7.4 > > > > -- > > To unsubscribe from this list: send the line "unsubscribe devicetree" in > > the body of a message to majordomo@vger.kernel.org > > More majordomo info at > https://emea01.safelinks.protection.outlook.com/?url=http%3A%2F%2Fvger > .kernel.org%2Fmajordomo- > info.html&data=02%7C01%7Caisheng.dong%40nxp.com%7C964674a65cff412 > 687a608d5af7c585a%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0%7C1%7C6 > 36607870955253444&sdata=KA2%2FyaH1JfwmPuDPdJWdLP9UIcmsz63aR%2F > MA%2BS%2FxAMI%3D&reserved=0
WARNING: multiple messages have this Message-ID (diff)
From: aisheng.dong@nxp.com (A.s. Dong) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 5/6] dt-bindings: pinctrl: add imx8qxp pinctrl binding doc Date: Wed, 2 May 2018 18:07:21 +0000 [thread overview] Message-ID: <AM0PR04MB421136DE960A1D489A9B2DE380800@AM0PR04MB4211.eurprd04.prod.outlook.com> (raw) In-Reply-To: <20180501155810.GB24728@rob-hp-laptop> > -----Original Message----- > From: Rob Herring [mailto:robh at kernel.org] > Sent: Tuesday, May 1, 2018 11:58 PM > To: A.s. Dong <aisheng.dong@nxp.com> > Cc: linux-gpio at vger.kernel.org; linux-arm-kernel at lists.infradead.org; > linus.walleij at linaro.org; shawnguo at kernel.org; stefan at agner.ch; > dongas86 at gmail.com; dl-linux-imx <linux-imx@nxp.com>; > kernel at pengutronix.de; Fabio Estevam <fabio.estevam@nxp.com>; Mark > Rutland <mark.rutland@arm.com>; devicetree at vger.kernel.org; Fabio > Estevam <festevam@gmail.com> > Subject: Re: [PATCH 5/6] dt-bindings: pinctrl: add imx8qxp pinctrl binding doc > > On Sat, Apr 28, 2018 at 03:01:52AM +0800, Dong Aisheng wrote: > > Add imx8qxp pinctrl binding doc. > > > > Cc: Rob Herring <robh+dt@kernel.org> > > Cc: Mark Rutland <mark.rutland@arm.com> > > Cc: devicetree at vger.kernel.org > > Cc: Linus Walleij <linus.walleij@linaro.org> > > Cc: Shawn Guo <shawnguo@kernel.org> > > Cc: Fabio Estevam <festevam@gmail.com> > > Cc: Stefan Agner <stefan@agner.ch> > > Cc: Pengutronix Kernel Team <kernel@pengutronix.de> > > Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com> > > --- > > Note: there's a checkpatch error as follows: > > ERROR: Macros with complex values should be enclosed in parentheses > > +#define SC_P_PCIE_CTRL0_PERST_B_HSIO_PCIE0_PERST_B > SC_P_PCIE_CTRL0_PERST_B 0 > > > > However, this is the intended format. Seems checkpatch did not recognize > > it well. Not sure if we could accept it. > > --- > > .../bindings/pinctrl/fsl,imx8qxp-pinctrl.txt | 39 ++ > > include/dt-bindings/pinctrl/pads-imx8qxp.h | 751 > +++++++++++++++++++++ > > 2 files changed, 790 insertions(+) > > create mode 100644 > Documentation/devicetree/bindings/pinctrl/fsl,imx8qxp-pinctrl.txt > > create mode 100644 include/dt-bindings/pinctrl/pads-imx8qxp.h > > > > diff --git a/Documentation/devicetree/bindings/pinctrl/fsl,imx8qxp- > pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/fsl,imx8qxp- > pinctrl.txt > > new file mode 100644 > > index 0000000..62c0f55 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/pinctrl/fsl,imx8qxp-pinctrl.txt > > @@ -0,0 +1,39 @@ > > +* NXP i.MX8QXP IOMUX Controller > > + > > +MX8QXP contains a system controller that is responsible for controlling > > +the pad setting of the IPs that are present. Communication between the > > +host processor running an OS and the system controller happens through > > +a SCU protocol. > > + > > +Please also refer to fsl,imx-pinctrl.txt in this directory for i.MX common > > +pinctrl binding. > > + > > +=== Pin Controller Node === > > + > > +Required properties: > > +- compatible: "fsl,imx8qxp-iomuxc" > > How is this block accessed? > > I see the answer in the dts is the SCU. Is this really a IOMUXC as > defined by prior i.MX chips if it is hidden behind firmware? > Yes, it's just controlled by SCU firmware now and accessed via SCU firmware call (API). > > + > > +=== Pin Configuration Node === > > +- fsl,pins: Each entry consists of 3 integers which represents the mux > and > > + config setting for one pin. The first 2 integers <pin_id > mux_mode> > > + are specified using a PIN_FUNC_ID macro, which can be > found > > + in <dt-bindings/pinctrl/pads-imx8qxp.h>. The last integer > CONFIG > > + is the pad setting value like pull-up on this pin. > > + Please refer to i.MX8QXP Reference Manual for detailed > > + CONFIG settings. > > + > > +Examples: > > +#include <dt-bindings/pinctrl/pads-imx8qxp.h> > > + > > +/* Pin Controller Node */ > > +iomuxc: iomuxc { > > pinctrl { > Yes. > > + compatible = "fsl,imx8qxp-iomuxc"; > > + > > + /* Pin Configuration Node */ > > + pinctrl_lpuart0: lpuart0grp { > > + fsl,pins = < > > + SC_P_UART0_RX_ADMA_UART0_RX 0x06000020 > > + SC_P_UART0_TX_ADMA_UART0_TX 0x06000020 > > + >; > > + }; > > +}; > > diff --git a/include/dt-bindings/pinctrl/pads-imx8qxp.h b/include/dt- > bindings/pinctrl/pads-imx8qxp.h > > new file mode 100644 > > index 0000000..8f477c3 > > --- /dev/null > > +++ b/include/dt-bindings/pinctrl/pads-imx8qxp.h > > @@ -0,0 +1,751 @@ > > +/* SPDX-License-Identifier: GPL-2.0+ */ > > +/* > > + * Copyright (C) 2016 Freescale Semiconductor, Inc. > > + * Copyright 2017~2018 NXP > > + */ > > + > > +#ifndef _SC_PADS_H > > +#define _SC_PADS_H > > + > > +/* pin id */ > > +#define SC_P_PCIE_CTRL0_PERST_B 0 > > +#define SC_P_PCIE_CTRL0_CLKREQ_B 1 > > +#define SC_P_PCIE_CTRL0_WAKE_B 2 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_PCIESEP 3 > > +#define SC_P_USB_SS3_TC0 4 > > +#define SC_P_USB_SS3_TC1 5 > > +#define SC_P_USB_SS3_TC2 6 > > +#define SC_P_USB_SS3_TC3 7 > > +#define SC_P_COMP_CTL_GPIO_3V3_USB3IO 8 > > +#define SC_P_EMMC0_CLK 9 > > +#define SC_P_EMMC0_CMD 10 > > +#define SC_P_EMMC0_DATA0 11 > > +#define SC_P_EMMC0_DATA1 12 > > +#define SC_P_EMMC0_DATA2 13 > > +#define SC_P_EMMC0_DATA3 14 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_SD1FIX0 15 > > +#define SC_P_EMMC0_DATA4 16 > > +#define SC_P_EMMC0_DATA5 17 > > +#define SC_P_EMMC0_DATA6 18 > > +#define SC_P_EMMC0_DATA7 19 > > +#define SC_P_EMMC0_STROBE 20 > > +#define SC_P_EMMC0_RESET_B 21 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_SD1FIX1 22 > > +#define SC_P_USDHC1_RESET_B 23 > > +#define SC_P_USDHC1_VSELECT 24 > > +#define SC_P_CTL_NAND_RE_P_N 25 > > +#define SC_P_USDHC1_WP 26 > > +#define SC_P_USDHC1_CD_B 27 > > +#define SC_P_CTL_NAND_DQS_P_N 28 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_VSELSEP 29 > > +#define SC_P_USDHC1_CLK 30 > > +#define SC_P_USDHC1_CMD 31 > > +#define SC_P_USDHC1_DATA0 32 > > +#define SC_P_USDHC1_DATA1 33 > > +#define SC_P_USDHC1_DATA2 34 > > +#define SC_P_USDHC1_DATA3 35 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_VSEL3 36 > > +#define SC_P_ENET0_RGMII_TXC 37 > > +#define SC_P_ENET0_RGMII_TX_CTL 38 > > +#define SC_P_ENET0_RGMII_TXD0 39 > > +#define SC_P_ENET0_RGMII_TXD1 40 > > +#define SC_P_ENET0_RGMII_TXD2 41 > > +#define SC_P_ENET0_RGMII_TXD3 42 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0 43 > > +#define SC_P_ENET0_RGMII_RXC 44 > > +#define SC_P_ENET0_RGMII_RX_CTL 45 > > +#define SC_P_ENET0_RGMII_RXD0 46 > > +#define SC_P_ENET0_RGMII_RXD1 47 > > +#define SC_P_ENET0_RGMII_RXD2 48 > > +#define SC_P_ENET0_RGMII_RXD3 49 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1 50 > > +#define SC_P_ENET0_REFCLK_125M_25M 51 > > +#define SC_P_ENET0_MDIO 52 > > +#define SC_P_ENET0_MDC 53 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIOCT 54 > > +#define SC_P_ESAI0_FSR 55 > > +#define SC_P_ESAI0_FST 56 > > +#define SC_P_ESAI0_SCKR 57 > > +#define SC_P_ESAI0_SCKT 58 > > +#define SC_P_ESAI0_TX0 59 > > +#define SC_P_ESAI0_TX1 60 > > +#define SC_P_ESAI0_TX2_RX3 61 > > +#define SC_P_ESAI0_TX3_RX2 62 > > +#define SC_P_ESAI0_TX4_RX1 63 > > +#define SC_P_ESAI0_TX5_RX0 64 > > +#define SC_P_SPDIF0_RX 65 > > +#define SC_P_SPDIF0_TX 66 > > +#define SC_P_SPDIF0_EXT_CLK 67 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHB 68 > > +#define SC_P_SPI3_SCK 69 > > +#define SC_P_SPI3_SDO 70 > > +#define SC_P_SPI3_SDI 71 > > +#define SC_P_SPI3_CS0 72 > > +#define SC_P_SPI3_CS1 73 > > +#define SC_P_MCLK_IN1 74 > > +#define SC_P_MCLK_IN0 75 > > +#define SC_P_MCLK_OUT0 76 > > +#define SC_P_UART1_TX 77 > > +#define SC_P_UART1_RX 78 > > +#define SC_P_UART1_RTS_B 79 > > +#define SC_P_UART1_CTS_B 80 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHK 81 > > +#define SC_P_SAI0_TXD 82 > > +#define SC_P_SAI0_TXC 83 > > +#define SC_P_SAI0_RXD 84 > > +#define SC_P_SAI0_TXFS 85 > > +#define SC_P_SAI1_RXD 86 > > +#define SC_P_SAI1_RXC 87 > > +#define SC_P_SAI1_RXFS 88 > > +#define SC_P_SPI2_CS0 89 > > +#define SC_P_SPI2_SDO 90 > > +#define SC_P_SPI2_SDI 91 > > +#define SC_P_SPI2_SCK 92 > > +#define SC_P_SPI0_SCK 93 > > +#define SC_P_SPI0_SDI 94 > > +#define SC_P_SPI0_SDO 95 > > +#define SC_P_SPI0_CS1 96 > > +#define SC_P_SPI0_CS0 97 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHT 98 > > +#define SC_P_ADC_IN1 99 > > +#define SC_P_ADC_IN0 100 > > +#define SC_P_ADC_IN3 101 > > +#define SC_P_ADC_IN2 102 > > +#define SC_P_ADC_IN5 103 > > +#define SC_P_ADC_IN4 104 > > +#define SC_P_FLEXCAN0_RX 105 > > +#define SC_P_FLEXCAN0_TX 106 > > +#define SC_P_FLEXCAN1_RX 107 > > +#define SC_P_FLEXCAN1_TX 108 > > +#define SC_P_FLEXCAN2_RX 109 > > +#define SC_P_FLEXCAN2_TX 110 > > +#define SC_P_UART0_RX 111 > > +#define SC_P_UART0_TX 112 > > +#define SC_P_UART2_TX 113 > > +#define SC_P_UART2_RX 114 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIOLH 115 > > +#define SC_P_MIPI_DSI0_I2C0_SCL 116 > > +#define SC_P_MIPI_DSI0_I2C0_SDA 117 > > +#define SC_P_MIPI_DSI0_GPIO0_00 118 > > +#define SC_P_MIPI_DSI0_GPIO0_01 119 > > +#define SC_P_MIPI_DSI1_I2C0_SCL 120 > > +#define SC_P_MIPI_DSI1_I2C0_SDA 121 > > +#define SC_P_MIPI_DSI1_GPIO0_00 122 > > +#define SC_P_MIPI_DSI1_GPIO0_01 123 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_MIPIDSIGPIO 124 > > +#define SC_P_JTAG_TRST_B 125 > > +#define SC_P_PMIC_I2C_SCL 126 > > +#define SC_P_PMIC_I2C_SDA 127 > > +#define SC_P_PMIC_INT_B 128 > > +#define SC_P_SCU_GPIO0_00 129 > > +#define SC_P_SCU_GPIO0_01 130 > > +#define SC_P_SCU_PMIC_STANDBY 131 > > +#define SC_P_SCU_BOOT_MODE0 132 > > +#define SC_P_SCU_BOOT_MODE1 133 > > +#define SC_P_SCU_BOOT_MODE2 134 > > +#define SC_P_SCU_BOOT_MODE3 135 > > +#define SC_P_CSI_D00 136 > > +#define SC_P_CSI_D01 137 > > +#define SC_P_CSI_D02 138 > > +#define SC_P_CSI_D03 139 > > +#define SC_P_CSI_D04 140 > > +#define SC_P_CSI_D05 141 > > +#define SC_P_CSI_D06 142 > > +#define SC_P_CSI_D07 143 > > +#define SC_P_CSI_HSYNC 144 > > +#define SC_P_CSI_VSYNC 145 > > +#define SC_P_CSI_PCLK 146 > > +#define SC_P_CSI_MCLK 147 > > +#define SC_P_CSI_EN 148 > > +#define SC_P_CSI_RESET 149 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHD 150 > > +#define SC_P_MIPI_CSI0_MCLK_OUT 151 > > +#define SC_P_MIPI_CSI0_I2C0_SCL 152 > > +#define SC_P_MIPI_CSI0_I2C0_SDA 153 > > +#define SC_P_MIPI_CSI0_GPIO0_01 154 > > +#define SC_P_MIPI_CSI0_GPIO0_00 155 > > +#define SC_P_QSPI0A_DATA0 156 > > +#define SC_P_QSPI0A_DATA1 157 > > +#define SC_P_QSPI0A_DATA2 158 > > +#define SC_P_QSPI0A_DATA3 159 > > +#define SC_P_QSPI0A_DQS 160 > > +#define SC_P_QSPI0A_SS0_B 161 > > +#define SC_P_QSPI0A_SS1_B 162 > > +#define SC_P_QSPI0A_SCLK 163 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_QSPI0A 164 > > +#define SC_P_QSPI0B_SCLK 165 > > +#define SC_P_QSPI0B_DATA0 166 > > +#define SC_P_QSPI0B_DATA1 167 > > +#define SC_P_QSPI0B_DATA2 168 > > +#define SC_P_QSPI0B_DATA3 169 > > +#define SC_P_QSPI0B_DQS 170 > > +#define SC_P_QSPI0B_SS0_B 171 > > +#define SC_P_QSPI0B_SS1_B 172 > > +#define SC_P_COMP_CTL_GPIO_1V8_3V3_QSPI0B 173 > > + > > +/* > > + * format: <pin_id mux_mode> > > + */ > > +#define SC_P_PCIE_CTRL0_PERST_B_HSIO_PCIE0_PERST_B > SC_P_PCIE_CTRL0_PERST_B 0 > > +#define SC_P_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO00 > SC_P_PCIE_CTRL0_PERST_B 4 > > +#define SC_P_PCIE_CTRL0_CLKREQ_B_HSIO_PCIE0_CLKREQ_B > SC_P_PCIE_CTRL0_CLKREQ_B 0 > > +#define SC_P_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO01 > SC_P_PCIE_CTRL0_CLKREQ_B 4 > > +#define SC_P_PCIE_CTRL0_WAKE_B_HSIO_PCIE0_WAKE_B > SC_P_PCIE_CTRL0_WAKE_B 0 > > +#define SC_P_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02 > SC_P_PCIE_CTRL0_WAKE_B 4 > > +#define SC_P_USB_SS3_TC0_ADMA_I2C1_SCL > SC_P_USB_SS3_TC0 0 > > +#define SC_P_USB_SS3_TC0_CONN_USB_OTG1_PWR > SC_P_USB_SS3_TC0 1 > > +#define SC_P_USB_SS3_TC0_CONN_USB_OTG2_PWR > SC_P_USB_SS3_TC0 2 > > +#define SC_P_USB_SS3_TC0_LSIO_GPIO4_IO03 > SC_P_USB_SS3_TC0 4 > > +#define SC_P_USB_SS3_TC1_ADMA_I2C1_SCL > SC_P_USB_SS3_TC1 0 > > +#define SC_P_USB_SS3_TC1_CONN_USB_OTG2_PWR > SC_P_USB_SS3_TC1 1 > > +#define SC_P_USB_SS3_TC1_LSIO_GPIO4_IO04 > SC_P_USB_SS3_TC1 4 > > +#define SC_P_USB_SS3_TC2_ADMA_I2C1_SDA > SC_P_USB_SS3_TC2 0 > > +#define SC_P_USB_SS3_TC2_CONN_USB_OTG1_OC > SC_P_USB_SS3_TC2 1 > > +#define SC_P_USB_SS3_TC2_CONN_USB_OTG2_OC > SC_P_USB_SS3_TC2 2 > > +#define SC_P_USB_SS3_TC2_LSIO_GPIO4_IO05 > SC_P_USB_SS3_TC2 4 > > +#define SC_P_USB_SS3_TC3_ADMA_I2C1_SDA > SC_P_USB_SS3_TC3 0 > > +#define SC_P_USB_SS3_TC3_CONN_USB_OTG2_OC > SC_P_USB_SS3_TC3 1 > > +#define SC_P_USB_SS3_TC3_LSIO_GPIO4_IO06 > SC_P_USB_SS3_TC3 4 > > +#define SC_P_EMMC0_CLK_CONN_EMMC0_CLK > SC_P_EMMC0_CLK 0 > > +#define SC_P_EMMC0_CLK_CONN_NAND_READY_B > SC_P_EMMC0_CLK 1 > > +#define SC_P_EMMC0_CLK_LSIO_GPIO4_IO07 > SC_P_EMMC0_CLK 4 > > +#define SC_P_EMMC0_CMD_CONN_EMMC0_CMD > SC_P_EMMC0_CMD 0 > > +#define SC_P_EMMC0_CMD_CONN_NAND_DQS > SC_P_EMMC0_CMD 1 > > +#define SC_P_EMMC0_CMD_LSIO_GPIO4_IO08 > SC_P_EMMC0_CMD 4 > > +#define SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0 > SC_P_EMMC0_DATA0 0 > > +#define SC_P_EMMC0_DATA0_CONN_NAND_DATA00 > SC_P_EMMC0_DATA0 1 > > +#define SC_P_EMMC0_DATA0_LSIO_GPIO4_IO09 > SC_P_EMMC0_DATA0 4 > > +#define SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1 > SC_P_EMMC0_DATA1 0 > > +#define SC_P_EMMC0_DATA1_CONN_NAND_DATA01 > SC_P_EMMC0_DATA1 1 > > +#define SC_P_EMMC0_DATA1_LSIO_GPIO4_IO10 > SC_P_EMMC0_DATA1 4 > > +#define SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2 > SC_P_EMMC0_DATA2 0 > > +#define SC_P_EMMC0_DATA2_CONN_NAND_DATA02 > SC_P_EMMC0_DATA2 1 > > +#define SC_P_EMMC0_DATA2_LSIO_GPIO4_IO11 > SC_P_EMMC0_DATA2 4 > > +#define SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3 > SC_P_EMMC0_DATA3 0 > > +#define SC_P_EMMC0_DATA3_CONN_NAND_DATA03 > SC_P_EMMC0_DATA3 1 > > +#define SC_P_EMMC0_DATA3_LSIO_GPIO4_IO12 > SC_P_EMMC0_DATA3 4 > > +#define SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4 > SC_P_EMMC0_DATA4 0 > > +#define SC_P_EMMC0_DATA4_CONN_NAND_DATA04 > SC_P_EMMC0_DATA4 1 > > +#define SC_P_EMMC0_DATA4_CONN_EMMC0_WP > SC_P_EMMC0_DATA4 3 > > +#define SC_P_EMMC0_DATA4_LSIO_GPIO4_IO13 > SC_P_EMMC0_DATA4 4 > > +#define SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5 > SC_P_EMMC0_DATA5 0 > > +#define SC_P_EMMC0_DATA5_CONN_NAND_DATA05 > SC_P_EMMC0_DATA5 1 > > +#define SC_P_EMMC0_DATA5_CONN_EMMC0_VSELECT > SC_P_EMMC0_DATA5 3 > > +#define SC_P_EMMC0_DATA5_LSIO_GPIO4_IO14 > SC_P_EMMC0_DATA5 4 > > +#define SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6 > SC_P_EMMC0_DATA6 0 > > +#define SC_P_EMMC0_DATA6_CONN_NAND_DATA06 > SC_P_EMMC0_DATA6 1 > > +#define SC_P_EMMC0_DATA6_CONN_MLB_CLK > SC_P_EMMC0_DATA6 3 > > +#define SC_P_EMMC0_DATA6_LSIO_GPIO4_IO15 > SC_P_EMMC0_DATA6 4 > > +#define SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7 > SC_P_EMMC0_DATA7 0 > > +#define SC_P_EMMC0_DATA7_CONN_NAND_DATA07 > SC_P_EMMC0_DATA7 1 > > +#define SC_P_EMMC0_DATA7_CONN_MLB_SIG > SC_P_EMMC0_DATA7 3 > > +#define SC_P_EMMC0_DATA7_LSIO_GPIO4_IO16 > SC_P_EMMC0_DATA7 4 > > +#define SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE > SC_P_EMMC0_STROBE 0 > > +#define SC_P_EMMC0_STROBE_CONN_NAND_CLE > SC_P_EMMC0_STROBE 1 > > +#define SC_P_EMMC0_STROBE_CONN_MLB_DATA > SC_P_EMMC0_STROBE 3 > > +#define SC_P_EMMC0_STROBE_LSIO_GPIO4_IO17 > SC_P_EMMC0_STROBE 4 > > +#define SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B > SC_P_EMMC0_RESET_B 0 > > +#define SC_P_EMMC0_RESET_B_CONN_NAND_WP_B > SC_P_EMMC0_RESET_B 1 > > +#define SC_P_EMMC0_RESET_B_LSIO_GPIO4_IO18 > SC_P_EMMC0_RESET_B 4 > > +#define SC_P_USDHC1_RESET_B_CONN_USDHC1_RESET_B > SC_P_USDHC1_RESET_B 0 > > +#define SC_P_USDHC1_RESET_B_CONN_NAND_RE_N > SC_P_USDHC1_RESET_B 1 > > +#define SC_P_USDHC1_RESET_B_ADMA_SPI2_SCK > SC_P_USDHC1_RESET_B 2 > > +#define SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO19 > SC_P_USDHC1_RESET_B 4 > > +#define SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT > SC_P_USDHC1_VSELECT 0 > > +#define SC_P_USDHC1_VSELECT_CONN_NAND_RE_P > SC_P_USDHC1_VSELECT 1 > > +#define SC_P_USDHC1_VSELECT_ADMA_SPI2_SDO > SC_P_USDHC1_VSELECT 2 > > +#define SC_P_USDHC1_VSELECT_CONN_NAND_RE_B > SC_P_USDHC1_VSELECT 3 > > +#define SC_P_USDHC1_VSELECT_LSIO_GPIO4_IO20 > SC_P_USDHC1_VSELECT 4 > > +#define SC_P_USDHC1_WP_CONN_USDHC1_WP > SC_P_USDHC1_WP 0 > > +#define SC_P_USDHC1_WP_CONN_NAND_DQS_N > SC_P_USDHC1_WP 1 > > +#define SC_P_USDHC1_WP_ADMA_SPI2_SDI > SC_P_USDHC1_WP 2 > > +#define SC_P_USDHC1_WP_LSIO_GPIO4_IO21 > SC_P_USDHC1_WP 4 > > +#define SC_P_USDHC1_CD_B_CONN_USDHC1_CD_B > SC_P_USDHC1_CD_B 0 > > +#define SC_P_USDHC1_CD_B_CONN_NAND_DQS_P > SC_P_USDHC1_CD_B 1 > > +#define SC_P_USDHC1_CD_B_ADMA_SPI2_CS0 > SC_P_USDHC1_CD_B 2 > > +#define SC_P_USDHC1_CD_B_CONN_NAND_DQS > SC_P_USDHC1_CD_B 3 > > +#define SC_P_USDHC1_CD_B_LSIO_GPIO4_IO22 > SC_P_USDHC1_CD_B 4 > > +#define SC_P_USDHC1_CLK_CONN_USDHC1_CLK > SC_P_USDHC1_CLK 0 > > +#define SC_P_USDHC1_CLK_ADMA_UART3_RX > SC_P_USDHC1_CLK 2 > > +#define SC_P_USDHC1_CLK_LSIO_GPIO4_IO23 > SC_P_USDHC1_CLK 4 > > +#define SC_P_USDHC1_CMD_CONN_USDHC1_CMD > SC_P_USDHC1_CMD 0 > > +#define SC_P_USDHC1_CMD_CONN_NAND_CE0_B > SC_P_USDHC1_CMD 1 > > +#define SC_P_USDHC1_CMD_ADMA_MQS_R > SC_P_USDHC1_CMD 2 > > +#define SC_P_USDHC1_CMD_LSIO_GPIO4_IO24 > SC_P_USDHC1_CMD 4 > > +#define SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0 > SC_P_USDHC1_DATA0 0 > > +#define SC_P_USDHC1_DATA0_CONN_NAND_CE1_B > SC_P_USDHC1_DATA0 1 > > +#define SC_P_USDHC1_DATA0_ADMA_MQS_L > SC_P_USDHC1_DATA0 2 > > +#define SC_P_USDHC1_DATA0_LSIO_GPIO4_IO25 > SC_P_USDHC1_DATA0 4 > > +#define SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1 > SC_P_USDHC1_DATA1 0 > > +#define SC_P_USDHC1_DATA1_CONN_NAND_RE_B > SC_P_USDHC1_DATA1 1 > > +#define SC_P_USDHC1_DATA1_ADMA_UART3_TX > SC_P_USDHC1_DATA1 2 > > +#define SC_P_USDHC1_DATA1_LSIO_GPIO4_IO26 > SC_P_USDHC1_DATA1 4 > > +#define SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2 > SC_P_USDHC1_DATA2 0 > > +#define SC_P_USDHC1_DATA2_CONN_NAND_WE_B > SC_P_USDHC1_DATA2 1 > > +#define SC_P_USDHC1_DATA2_ADMA_UART3_CTS_B > SC_P_USDHC1_DATA2 2 > > +#define SC_P_USDHC1_DATA2_LSIO_GPIO4_IO27 > SC_P_USDHC1_DATA2 4 > > +#define SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3 > SC_P_USDHC1_DATA3 0 > > +#define SC_P_USDHC1_DATA3_CONN_NAND_ALE > SC_P_USDHC1_DATA3 1 > > +#define SC_P_USDHC1_DATA3_ADMA_UART3_RTS_B > SC_P_USDHC1_DATA3 2 > > +#define SC_P_USDHC1_DATA3_LSIO_GPIO4_IO28 > SC_P_USDHC1_DATA3 4 > > +#define SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC > SC_P_ENET0_RGMII_TXC 0 > > +#define SC_P_ENET0_RGMII_TXC_CONN_ENET0_RCLK50M_OUT > SC_P_ENET0_RGMII_TXC 1 > > +#define SC_P_ENET0_RGMII_TXC_CONN_ENET0_RCLK50M_IN > SC_P_ENET0_RGMII_TXC 2 > > +#define SC_P_ENET0_RGMII_TXC_CONN_NAND_CE1_B > SC_P_ENET0_RGMII_TXC 3 > > +#define SC_P_ENET0_RGMII_TXC_LSIO_GPIO4_IO29 > SC_P_ENET0_RGMII_TXC 4 > > +#define SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL > SC_P_ENET0_RGMII_TX_CTL 0 > > +#define SC_P_ENET0_RGMII_TX_CTL_CONN_USDHC1_RESET_B > SC_P_ENET0_RGMII_TX_CTL 3 > > +#define SC_P_ENET0_RGMII_TX_CTL_LSIO_GPIO4_IO30 > SC_P_ENET0_RGMII_TX_CTL 4 > > +#define SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0 > SC_P_ENET0_RGMII_TXD0 0 > > +#define SC_P_ENET0_RGMII_TXD0_CONN_USDHC1_VSELECT > SC_P_ENET0_RGMII_TXD0 3 > > +#define SC_P_ENET0_RGMII_TXD0_LSIO_GPIO4_IO31 > SC_P_ENET0_RGMII_TXD0 4 > > +#define SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1 > SC_P_ENET0_RGMII_TXD1 0 > > +#define SC_P_ENET0_RGMII_TXD1_CONN_USDHC1_WP > SC_P_ENET0_RGMII_TXD1 3 > > +#define SC_P_ENET0_RGMII_TXD1_LSIO_GPIO5_IO00 > SC_P_ENET0_RGMII_TXD1 4 > > +#define SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2 > SC_P_ENET0_RGMII_TXD2 0 > > +#define SC_P_ENET0_RGMII_TXD2_CONN_MLB_CLK > SC_P_ENET0_RGMII_TXD2 1 > > +#define SC_P_ENET0_RGMII_TXD2_CONN_NAND_CE0_B > SC_P_ENET0_RGMII_TXD2 2 > > +#define SC_P_ENET0_RGMII_TXD2_CONN_USDHC1_CD_B > SC_P_ENET0_RGMII_TXD2 3 > > +#define SC_P_ENET0_RGMII_TXD2_LSIO_GPIO5_IO01 > SC_P_ENET0_RGMII_TXD2 4 > > +#define SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3 > SC_P_ENET0_RGMII_TXD3 0 > > +#define SC_P_ENET0_RGMII_TXD3_CONN_MLB_SIG > SC_P_ENET0_RGMII_TXD3 1 > > +#define SC_P_ENET0_RGMII_TXD3_CONN_NAND_RE_B > SC_P_ENET0_RGMII_TXD3 2 > > +#define SC_P_ENET0_RGMII_TXD3_LSIO_GPIO5_IO02 > SC_P_ENET0_RGMII_TXD3 4 > > +#define SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC > SC_P_ENET0_RGMII_RXC 0 > > +#define SC_P_ENET0_RGMII_RXC_CONN_MLB_DATA > SC_P_ENET0_RGMII_RXC 1 > > +#define SC_P_ENET0_RGMII_RXC_CONN_NAND_WE_B > SC_P_ENET0_RGMII_RXC 2 > > +#define SC_P_ENET0_RGMII_RXC_CONN_USDHC1_CLK > SC_P_ENET0_RGMII_RXC 3 > > +#define SC_P_ENET0_RGMII_RXC_LSIO_GPIO5_IO03 > SC_P_ENET0_RGMII_RXC 4 > > +#define SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL > SC_P_ENET0_RGMII_RX_CTL 0 > > +#define SC_P_ENET0_RGMII_RX_CTL_CONN_USDHC1_CMD > SC_P_ENET0_RGMII_RX_CTL 3 > > +#define SC_P_ENET0_RGMII_RX_CTL_LSIO_GPIO5_IO04 > SC_P_ENET0_RGMII_RX_CTL 4 > > +#define SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0 > SC_P_ENET0_RGMII_RXD0 0 > > +#define SC_P_ENET0_RGMII_RXD0_CONN_USDHC1_DATA0 > SC_P_ENET0_RGMII_RXD0 3 > > +#define SC_P_ENET0_RGMII_RXD0_LSIO_GPIO5_IO05 > SC_P_ENET0_RGMII_RXD0 4 > > +#define SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1 > SC_P_ENET0_RGMII_RXD1 0 > > +#define SC_P_ENET0_RGMII_RXD1_CONN_USDHC1_DATA1 > SC_P_ENET0_RGMII_RXD1 3 > > +#define SC_P_ENET0_RGMII_RXD1_LSIO_GPIO5_IO06 > SC_P_ENET0_RGMII_RXD1 4 > > +#define SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2 > SC_P_ENET0_RGMII_RXD2 0 > > +#define SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RMII_RX_ER > SC_P_ENET0_RGMII_RXD2 1 > > +#define SC_P_ENET0_RGMII_RXD2_CONN_USDHC1_DATA2 > SC_P_ENET0_RGMII_RXD2 3 > > +#define SC_P_ENET0_RGMII_RXD2_LSIO_GPIO5_IO07 > SC_P_ENET0_RGMII_RXD2 4 > > +#define SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3 > SC_P_ENET0_RGMII_RXD3 0 > > +#define SC_P_ENET0_RGMII_RXD3_CONN_NAND_ALE > SC_P_ENET0_RGMII_RXD3 2 > > +#define SC_P_ENET0_RGMII_RXD3_CONN_USDHC1_DATA3 > SC_P_ENET0_RGMII_RXD3 3 > > +#define SC_P_ENET0_RGMII_RXD3_LSIO_GPIO5_IO08 > SC_P_ENET0_RGMII_RXD3 4 > > +#define > SC_P_ENET0_REFCLK_125M_25M_CONN_ENET0_REFCLK_125M_25M > SC_P_ENET0_REFCLK_125M_25M 0 > > +#define SC_P_ENET0_REFCLK_125M_25M_CONN_ENET0_PPS > SC_P_ENET0_REFCLK_125M_25M 1 > > +#define SC_P_ENET0_REFCLK_125M_25M_CONN_ENET1_PPS > SC_P_ENET0_REFCLK_125M_25M 2 > > +#define SC_P_ENET0_REFCLK_125M_25M_LSIO_GPIO5_IO09 > SC_P_ENET0_REFCLK_125M_25M 4 > > +#define SC_P_ENET0_MDIO_CONN_ENET0_MDIO > SC_P_ENET0_MDIO 0 > > +#define SC_P_ENET0_MDIO_ADMA_I2C3_SDA > SC_P_ENET0_MDIO 1 > > +#define SC_P_ENET0_MDIO_CONN_ENET1_MDIO > SC_P_ENET0_MDIO 2 > > +#define SC_P_ENET0_MDIO_LSIO_GPIO5_IO10 > SC_P_ENET0_MDIO 4 > > +#define SC_P_ENET0_MDC_CONN_ENET0_MDC > SC_P_ENET0_MDC 0 > > +#define SC_P_ENET0_MDC_ADMA_I2C3_SCL > SC_P_ENET0_MDC 1 > > +#define SC_P_ENET0_MDC_CONN_ENET1_MDC > SC_P_ENET0_MDC 2 > > +#define SC_P_ENET0_MDC_LSIO_GPIO5_IO11 > SC_P_ENET0_MDC 4 > > +#define SC_P_ESAI0_FSR_ADMA_ESAI0_FSR > SC_P_ESAI0_FSR 0 > > +#define SC_P_ESAI0_FSR_CONN_ENET1_RCLK50M_OUT > SC_P_ESAI0_FSR 1 > > +#define SC_P_ESAI0_FSR_ADMA_LCDIF_D00 > SC_P_ESAI0_FSR 2 > > +#define SC_P_ESAI0_FSR_CONN_ENET1_RGMII_TXC > SC_P_ESAI0_FSR 3 > > +#define SC_P_ESAI0_FSR_CONN_ENET1_RCLK50M_IN > SC_P_ESAI0_FSR 4 > > +#define SC_P_ESAI0_FST_ADMA_ESAI0_FST > SC_P_ESAI0_FST 0 > > +#define SC_P_ESAI0_FST_CONN_MLB_CLK > SC_P_ESAI0_FST 1 > > +#define SC_P_ESAI0_FST_ADMA_LCDIF_D01 > SC_P_ESAI0_FST 2 > > +#define SC_P_ESAI0_FST_CONN_ENET1_RGMII_TXD2 > SC_P_ESAI0_FST 3 > > +#define SC_P_ESAI0_FST_LSIO_GPIO0_IO01 SC_P_ESAI0_FST > 4 > > +#define SC_P_ESAI0_SCKR_ADMA_ESAI0_SCKR > SC_P_ESAI0_SCKR 0 > > +#define SC_P_ESAI0_SCKR_ADMA_LCDIF_D02 > SC_P_ESAI0_SCKR 2 > > +#define SC_P_ESAI0_SCKR_CONN_ENET1_RGMII_TX_CTL > SC_P_ESAI0_SCKR 3 > > +#define SC_P_ESAI0_SCKR_LSIO_GPIO0_IO02 > SC_P_ESAI0_SCKR 4 > > +#define SC_P_ESAI0_SCKT_ADMA_ESAI0_SCKT > SC_P_ESAI0_SCKT 0 > > +#define SC_P_ESAI0_SCKT_CONN_MLB_SIG > SC_P_ESAI0_SCKT 1 > > +#define SC_P_ESAI0_SCKT_ADMA_LCDIF_D03 > SC_P_ESAI0_SCKT 2 > > +#define SC_P_ESAI0_SCKT_CONN_ENET1_RGMII_TXD3 > SC_P_ESAI0_SCKT 3 > > +#define SC_P_ESAI0_SCKT_LSIO_GPIO0_IO03 > SC_P_ESAI0_SCKT 4 > > +#define SC_P_ESAI0_TX0_ADMA_ESAI0_TX0 > SC_P_ESAI0_TX0 0 > > +#define SC_P_ESAI0_TX0_CONN_MLB_DATA > SC_P_ESAI0_TX0 1 > > +#define SC_P_ESAI0_TX0_ADMA_LCDIF_D04 > SC_P_ESAI0_TX0 2 > > +#define SC_P_ESAI0_TX0_CONN_ENET1_RGMII_RXC > SC_P_ESAI0_TX0 3 > > +#define SC_P_ESAI0_TX0_LSIO_GPIO0_IO04 > SC_P_ESAI0_TX0 4 > > +#define SC_P_ESAI0_TX1_ADMA_ESAI0_TX1 > SC_P_ESAI0_TX1 0 > > +#define SC_P_ESAI0_TX1_ADMA_LCDIF_D05 > SC_P_ESAI0_TX1 2 > > +#define SC_P_ESAI0_TX1_CONN_ENET1_RGMII_RXD3 > SC_P_ESAI0_TX1 3 > > +#define SC_P_ESAI0_TX1_LSIO_GPIO0_IO05 > SC_P_ESAI0_TX1 4 > > +#define SC_P_ESAI0_TX2_RX3_ADMA_ESAI0_TX2_RX3 > SC_P_ESAI0_TX2_RX3 0 > > +#define SC_P_ESAI0_TX2_RX3_CONN_ENET1_RMII_RX_ER > SC_P_ESAI0_TX2_RX3 1 > > +#define SC_P_ESAI0_TX2_RX3_ADMA_LCDIF_D06 > SC_P_ESAI0_TX2_RX3 2 > > +#define SC_P_ESAI0_TX2_RX3_CONN_ENET1_RGMII_RXD2 > SC_P_ESAI0_TX2_RX3 3 > > +#define SC_P_ESAI0_TX2_RX3_LSIO_GPIO0_IO06 > SC_P_ESAI0_TX2_RX3 4 > > +#define SC_P_ESAI0_TX3_RX2_ADMA_ESAI0_TX3_RX2 > SC_P_ESAI0_TX3_RX2 0 > > +#define SC_P_ESAI0_TX3_RX2_ADMA_LCDIF_D07 > SC_P_ESAI0_TX3_RX2 2 > > +#define SC_P_ESAI0_TX3_RX2_CONN_ENET1_RGMII_RXD1 > SC_P_ESAI0_TX3_RX2 3 > > +#define SC_P_ESAI0_TX3_RX2_LSIO_GPIO0_IO07 > SC_P_ESAI0_TX3_RX2 4 > > +#define SC_P_ESAI0_TX4_RX1_ADMA_ESAI0_TX4_RX1 > SC_P_ESAI0_TX4_RX1 0 > > +#define SC_P_ESAI0_TX4_RX1_ADMA_LCDIF_D08 > SC_P_ESAI0_TX4_RX1 2 > > +#define SC_P_ESAI0_TX4_RX1_CONN_ENET1_RGMII_TXD0 > SC_P_ESAI0_TX4_RX1 3 > > +#define SC_P_ESAI0_TX4_RX1_LSIO_GPIO0_IO08 > SC_P_ESAI0_TX4_RX1 4 > > +#define SC_P_ESAI0_TX5_RX0_ADMA_ESAI0_TX5_RX0 > SC_P_ESAI0_TX5_RX0 0 > > +#define SC_P_ESAI0_TX5_RX0_ADMA_LCDIF_D09 > SC_P_ESAI0_TX5_RX0 2 > > +#define SC_P_ESAI0_TX5_RX0_CONN_ENET1_RGMII_TXD1 > SC_P_ESAI0_TX5_RX0 3 > > +#define SC_P_ESAI0_TX5_RX0_LSIO_GPIO0_IO09 > SC_P_ESAI0_TX5_RX0 4 > > +#define SC_P_SPDIF0_RX_ADMA_SPDIF0_RX > SC_P_SPDIF0_RX 0 > > +#define SC_P_SPDIF0_RX_ADMA_MQS_R > SC_P_SPDIF0_RX 1 > > +#define SC_P_SPDIF0_RX_ADMA_LCDIF_D10 > SC_P_SPDIF0_RX 2 > > +#define SC_P_SPDIF0_RX_CONN_ENET1_RGMII_RXD0 > SC_P_SPDIF0_RX 3 > > +#define SC_P_SPDIF0_RX_LSIO_GPIO0_IO10 > SC_P_SPDIF0_RX 4 > > +#define SC_P_SPDIF0_TX_ADMA_SPDIF0_TX > SC_P_SPDIF0_TX 0 > > +#define SC_P_SPDIF0_TX_ADMA_MQS_L > SC_P_SPDIF0_TX 1 > > +#define SC_P_SPDIF0_TX_ADMA_LCDIF_D11 > SC_P_SPDIF0_TX 2 > > +#define SC_P_SPDIF0_TX_CONN_ENET1_RGMII_RX_CTL > SC_P_SPDIF0_TX 3 > > +#define SC_P_SPDIF0_TX_LSIO_GPIO0_IO11 > SC_P_SPDIF0_TX 4 > > +#define SC_P_SPDIF0_EXT_CLK_ADMA_SPDIF0_EXT_CLK > SC_P_SPDIF0_EXT_CLK 0 > > +#define SC_P_SPDIF0_EXT_CLK_ADMA_LCDIF_D12 > SC_P_SPDIF0_EXT_CLK 2 > > +#define SC_P_SPDIF0_EXT_CLK_CONN_ENET1_REFCLK_125M_25M > SC_P_SPDIF0_EXT_CLK 3 > > +#define SC_P_SPDIF0_EXT_CLK_LSIO_GPIO0_IO12 > SC_P_SPDIF0_EXT_CLK 4 > > +#define SC_P_SPI3_SCK_ADMA_SPI3_SCK SC_P_SPI3_SCK > 0 > > +#define SC_P_SPI3_SCK_ADMA_LCDIF_D13 SC_P_SPI3_SCK > 2 > > +#define SC_P_SPI3_SCK_LSIO_GPIO0_IO13 SC_P_SPI3_SCK > 4 > > +#define SC_P_SPI3_SDO_ADMA_SPI3_SDO > SC_P_SPI3_SDO 0 > > +#define SC_P_SPI3_SDO_ADMA_LCDIF_D14 > SC_P_SPI3_SDO 2 > > +#define SC_P_SPI3_SDO_LSIO_GPIO0_IO14 SC_P_SPI3_SDO > 4 > > +#define SC_P_SPI3_SDI_ADMA_SPI3_SDI SC_P_SPI3_SDI > 0 > > +#define SC_P_SPI3_SDI_ADMA_LCDIF_D15 SC_P_SPI3_SDI > 2 > > +#define SC_P_SPI3_SDI_LSIO_GPIO0_IO15 SC_P_SPI3_SDI > 4 > > +#define SC_P_SPI3_CS0_ADMA_SPI3_CS0 SC_P_SPI3_CS0 > 0 > > +#define SC_P_SPI3_CS0_ADMA_ACM_MCLK_OUT1 > SC_P_SPI3_CS0 1 > > +#define SC_P_SPI3_CS0_ADMA_LCDIF_HSYNC > SC_P_SPI3_CS0 2 > > +#define SC_P_SPI3_CS0_LSIO_GPIO0_IO16 SC_P_SPI3_CS0 > 4 > > +#define SC_P_SPI3_CS1_ADMA_SPI3_CS1 SC_P_SPI3_CS1 > 0 > > +#define SC_P_SPI3_CS1_ADMA_I2C3_SCL SC_P_SPI3_CS1 > 1 > > +#define SC_P_SPI3_CS1_ADMA_LCDIF_RESET > SC_P_SPI3_CS1 2 > > +#define SC_P_SPI3_CS1_ADMA_SPI2_CS0 SC_P_SPI3_CS1 > 3 > > +#define SC_P_SPI3_CS1_ADMA_LCDIF_D16 SC_P_SPI3_CS1 > 4 > > +#define SC_P_MCLK_IN1_ADMA_ACM_MCLK_IN1 > SC_P_MCLK_IN1 0 > > +#define SC_P_MCLK_IN1_ADMA_I2C3_SDA > SC_P_MCLK_IN1 1 > > +#define SC_P_MCLK_IN1_ADMA_LCDIF_EN > SC_P_MCLK_IN1 2 > > +#define SC_P_MCLK_IN1_ADMA_SPI2_SCK > SC_P_MCLK_IN1 3 > > +#define SC_P_MCLK_IN1_ADMA_LCDIF_D17 > SC_P_MCLK_IN1 4 > > +#define SC_P_MCLK_IN0_ADMA_ACM_MCLK_IN0 > SC_P_MCLK_IN0 0 > > +#define SC_P_MCLK_IN0_ADMA_ESAI0_RX_HF_CLK > SC_P_MCLK_IN0 1 > > +#define SC_P_MCLK_IN0_ADMA_LCDIF_VSYNC > SC_P_MCLK_IN0 2 > > +#define SC_P_MCLK_IN0_ADMA_SPI2_SDI > SC_P_MCLK_IN0 3 > > +#define SC_P_MCLK_IN0_LSIO_GPIO0_IO19 > SC_P_MCLK_IN0 4 > > +#define SC_P_MCLK_OUT0_ADMA_ACM_MCLK_OUT0 > SC_P_MCLK_OUT0 0 > > +#define SC_P_MCLK_OUT0_ADMA_ESAI0_TX_HF_CLK > SC_P_MCLK_OUT0 1 > > +#define SC_P_MCLK_OUT0_ADMA_LCDIF_CLK > SC_P_MCLK_OUT0 2 > > +#define SC_P_MCLK_OUT0_ADMA_SPI2_SDO > SC_P_MCLK_OUT0 3 > > +#define SC_P_MCLK_OUT0_LSIO_GPIO0_IO20 > SC_P_MCLK_OUT0 4 > > +#define SC_P_UART1_TX_ADMA_UART1_TX > SC_P_UART1_TX 0 > > +#define SC_P_UART1_TX_LSIO_PWM0_OUT > SC_P_UART1_TX 1 > > +#define SC_P_UART1_TX_LSIO_GPT0_CAPTURE > SC_P_UART1_TX 2 > > +#define SC_P_UART1_TX_LSIO_GPIO0_IO21 > SC_P_UART1_TX 4 > > +#define SC_P_UART1_RX_ADMA_UART1_RX > SC_P_UART1_RX 0 > > +#define SC_P_UART1_RX_LSIO_PWM1_OUT > SC_P_UART1_RX 1 > > +#define SC_P_UART1_RX_LSIO_GPT0_COMPARE > SC_P_UART1_RX 2 > > +#define SC_P_UART1_RX_LSIO_GPT1_CLK SC_P_UART1_RX > 3 > > +#define SC_P_UART1_RX_LSIO_GPIO0_IO22 > SC_P_UART1_RX 4 > > +#define SC_P_UART1_RTS_B_ADMA_UART1_RTS_B > SC_P_UART1_RTS_B 0 > > +#define SC_P_UART1_RTS_B_LSIO_PWM2_OUT > SC_P_UART1_RTS_B 1 > > +#define SC_P_UART1_RTS_B_ADMA_LCDIF_D16 > SC_P_UART1_RTS_B 2 > > +#define SC_P_UART1_RTS_B_LSIO_GPT1_CAPTURE > SC_P_UART1_RTS_B 3 > > +#define SC_P_UART1_RTS_B_LSIO_GPT0_CLK > SC_P_UART1_RTS_B 4 > > +#define SC_P_UART1_CTS_B_ADMA_UART1_CTS_B > SC_P_UART1_CTS_B 0 > > +#define SC_P_UART1_CTS_B_LSIO_PWM3_OUT > SC_P_UART1_CTS_B 1 > > +#define SC_P_UART1_CTS_B_ADMA_LCDIF_D17 > SC_P_UART1_CTS_B 2 > > +#define SC_P_UART1_CTS_B_LSIO_GPT1_COMPARE > SC_P_UART1_CTS_B 3 > > +#define SC_P_UART1_CTS_B_LSIO_GPIO0_IO24 > SC_P_UART1_CTS_B 4 > > +#define SC_P_SAI0_TXD_ADMA_SAI0_TXD SC_P_SAI0_TXD > 0 > > +#define SC_P_SAI0_TXD_ADMA_SAI1_RXC SC_P_SAI0_TXD > 1 > > +#define SC_P_SAI0_TXD_ADMA_SPI1_SDO SC_P_SAI0_TXD > 2 > > +#define SC_P_SAI0_TXD_ADMA_LCDIF_D18 > SC_P_SAI0_TXD 3 > > +#define SC_P_SAI0_TXD_LSIO_GPIO0_IO25 SC_P_SAI0_TXD > 4 > > +#define SC_P_SAI0_TXC_ADMA_SAI0_TXC SC_P_SAI0_TXC > 0 > > +#define SC_P_SAI0_TXC_ADMA_SAI1_TXD SC_P_SAI0_TXC > 1 > > +#define SC_P_SAI0_TXC_ADMA_SPI1_SDI SC_P_SAI0_TXC > 2 > > +#define SC_P_SAI0_TXC_ADMA_LCDIF_D19 SC_P_SAI0_TXC > 3 > > +#define SC_P_SAI0_TXC_LSIO_GPIO0_IO26 SC_P_SAI0_TXC > 4 > > +#define SC_P_SAI0_RXD_ADMA_SAI0_RXD > SC_P_SAI0_RXD 0 > > +#define SC_P_SAI0_RXD_ADMA_SAI1_RXFS > SC_P_SAI0_RXD 1 > > +#define SC_P_SAI0_RXD_ADMA_SPI1_CS0 SC_P_SAI0_RXD > 2 > > +#define SC_P_SAI0_RXD_ADMA_LCDIF_D20 > SC_P_SAI0_RXD 3 > > +#define SC_P_SAI0_RXD_LSIO_GPIO0_IO27 SC_P_SAI0_RXD > 4 > > +#define SC_P_SAI0_TXFS_ADMA_SAI0_TXFS > SC_P_SAI0_TXFS 0 > > +#define SC_P_SAI0_TXFS_ADMA_SPI2_CS1 > SC_P_SAI0_TXFS 1 > > +#define SC_P_SAI0_TXFS_ADMA_SPI1_SCK > SC_P_SAI0_TXFS 2 > > +#define SC_P_SAI0_TXFS_LSIO_GPIO0_IO28 > SC_P_SAI0_TXFS 4 > > +#define SC_P_SAI1_RXD_ADMA_SAI1_RXD > SC_P_SAI1_RXD 0 > > +#define SC_P_SAI1_RXD_ADMA_SAI0_RXFS > SC_P_SAI1_RXD 1 > > +#define SC_P_SAI1_RXD_ADMA_SPI1_CS1 SC_P_SAI1_RXD > 2 > > +#define SC_P_SAI1_RXD_ADMA_LCDIF_D21 > SC_P_SAI1_RXD 3 > > +#define SC_P_SAI1_RXD_LSIO_GPIO0_IO29 SC_P_SAI1_RXD > 4 > > +#define SC_P_SAI1_RXC_ADMA_SAI1_RXC SC_P_SAI1_RXC > 0 > > +#define SC_P_SAI1_RXC_ADMA_SAI1_TXC SC_P_SAI1_RXC > 1 > > +#define SC_P_SAI1_RXC_ADMA_LCDIF_D22 > SC_P_SAI1_RXC 3 > > +#define SC_P_SAI1_RXC_LSIO_GPIO0_IO30 SC_P_SAI1_RXC > 4 > > +#define SC_P_SAI1_RXFS_ADMA_SAI1_RXFS > SC_P_SAI1_RXFS 0 > > +#define SC_P_SAI1_RXFS_ADMA_SAI1_TXFS > SC_P_SAI1_RXFS 1 > > +#define SC_P_SAI1_RXFS_ADMA_LCDIF_D23 > SC_P_SAI1_RXFS 3 > > +#define SC_P_SAI1_RXFS_LSIO_GPIO0_IO31 > SC_P_SAI1_RXFS 4 > > +#define SC_P_SPI2_CS0_ADMA_SPI2_CS0 SC_P_SPI2_CS0 > 0 > > +#define SC_P_SPI2_CS0_LSIO_GPIO1_IO00 SC_P_SPI2_CS0 > 4 > > +#define SC_P_SPI2_SDO_ADMA_SPI2_SDO > SC_P_SPI2_SDO 0 > > +#define SC_P_SPI2_SDO_LSIO_GPIO1_IO01 SC_P_SPI2_SDO > 4 > > +#define SC_P_SPI2_SDI_ADMA_SPI2_SDI SC_P_SPI2_SDI > 0 > > +#define SC_P_SPI2_SDI_LSIO_GPIO1_IO02 SC_P_SPI2_SDI > 4 > > +#define SC_P_SPI2_SCK_ADMA_SPI2_SCK SC_P_SPI2_SCK > 0 > > +#define SC_P_SPI2_SCK_LSIO_GPIO1_IO03 SC_P_SPI2_SCK > 4 > > +#define SC_P_SPI0_SCK_ADMA_SPI0_SCK SC_P_SPI0_SCK > 0 > > +#define SC_P_SPI0_SCK_ADMA_SAI0_TXC SC_P_SPI0_SCK > 1 > > +#define SC_P_SPI0_SCK_M40_I2C0_SCL SC_P_SPI0_SCK > 2 > > +#define SC_P_SPI0_SCK_M40_GPIO0_IO00 SC_P_SPI0_SCK > 3 > > +#define SC_P_SPI0_SCK_LSIO_GPIO1_IO04 SC_P_SPI0_SCK > 4 > > +#define SC_P_SPI0_SDI_ADMA_SPI0_SDI SC_P_SPI0_SDI > 0 > > +#define SC_P_SPI0_SDI_ADMA_SAI0_TXD SC_P_SPI0_SDI > 1 > > +#define SC_P_SPI0_SDI_M40_TPM0_CH0 SC_P_SPI0_SDI > 2 > > +#define SC_P_SPI0_SDI_M40_GPIO0_IO02 SC_P_SPI0_SDI > 3 > > +#define SC_P_SPI0_SDI_LSIO_GPIO1_IO05 SC_P_SPI0_SDI > 4 > > +#define SC_P_SPI0_SDO_ADMA_SPI0_SDO > SC_P_SPI0_SDO 0 > > +#define SC_P_SPI0_SDO_ADMA_SAI0_TXFS > SC_P_SPI0_SDO 1 > > +#define SC_P_SPI0_SDO_M40_I2C0_SDA SC_P_SPI0_SDO > 2 > > +#define SC_P_SPI0_SDO_M40_GPIO0_IO01 SC_P_SPI0_SDO > 3 > > +#define SC_P_SPI0_SDO_LSIO_GPIO1_IO06 SC_P_SPI0_SDO > 4 > > +#define SC_P_SPI0_CS1_ADMA_SPI0_CS1 SC_P_SPI0_CS1 > 0 > > +#define SC_P_SPI0_CS1_ADMA_SAI0_RXC SC_P_SPI0_CS1 > 1 > > +#define SC_P_SPI0_CS1_ADMA_SAI1_TXD SC_P_SPI0_CS1 > 2 > > +#define SC_P_SPI0_CS1_ADMA_LCD_PWM0_OUT > SC_P_SPI0_CS1 3 > > +#define SC_P_SPI0_CS1_LSIO_GPIO1_IO07 SC_P_SPI0_CS1 > 4 > > +#define SC_P_SPI0_CS0_ADMA_SPI0_CS0 SC_P_SPI0_CS0 > 0 > > +#define SC_P_SPI0_CS0_ADMA_SAI0_RXD SC_P_SPI0_CS0 > 1 > > +#define SC_P_SPI0_CS0_M40_TPM0_CH1 SC_P_SPI0_CS0 > 2 > > +#define SC_P_SPI0_CS0_M40_GPIO0_IO03 SC_P_SPI0_CS0 > 3 > > +#define SC_P_SPI0_CS0_LSIO_GPIO1_IO08 SC_P_SPI0_CS0 > 4 > > +#define SC_P_ADC_IN1_ADMA_ADC_IN1 SC_P_ADC_IN1 > 0 > > +#define SC_P_ADC_IN1_M40_I2C0_SDA SC_P_ADC_IN1 > 1 > > +#define SC_P_ADC_IN1_M40_GPIO0_IO01 SC_P_ADC_IN1 > 2 > > +#define SC_P_ADC_IN1_LSIO_GPIO1_IO09 SC_P_ADC_IN1 > 4 > > +#define SC_P_ADC_IN0_ADMA_ADC_IN0 SC_P_ADC_IN0 > 0 > > +#define SC_P_ADC_IN0_M40_I2C0_SCL SC_P_ADC_IN0 > 1 > > +#define SC_P_ADC_IN0_M40_GPIO0_IO00 SC_P_ADC_IN0 > 2 > > +#define SC_P_ADC_IN0_LSIO_GPIO1_IO10 SC_P_ADC_IN0 > 4 > > +#define SC_P_ADC_IN3_ADMA_ADC_IN3 SC_P_ADC_IN3 > 0 > > +#define SC_P_ADC_IN3_M40_UART0_TX SC_P_ADC_IN3 > 1 > > +#define SC_P_ADC_IN3_M40_GPIO0_IO03 SC_P_ADC_IN3 > 2 > > +#define SC_P_ADC_IN3_ADMA_ACM_MCLK_OUT0 > SC_P_ADC_IN3 3 > > +#define SC_P_ADC_IN3_LSIO_GPIO1_IO11 SC_P_ADC_IN3 > 4 > > +#define SC_P_ADC_IN2_ADMA_ADC_IN2 SC_P_ADC_IN2 > 0 > > +#define SC_P_ADC_IN2_M40_UART0_RX SC_P_ADC_IN2 > 1 > > +#define SC_P_ADC_IN2_M40_GPIO0_IO02 SC_P_ADC_IN2 > 2 > > +#define SC_P_ADC_IN2_ADMA_ACM_MCLK_IN0 > SC_P_ADC_IN2 3 > > +#define SC_P_ADC_IN2_LSIO_GPIO1_IO12 SC_P_ADC_IN2 > 4 > > +#define SC_P_ADC_IN5_ADMA_ADC_IN5 SC_P_ADC_IN5 > 0 > > +#define SC_P_ADC_IN5_M40_TPM0_CH1 SC_P_ADC_IN5 > 1 > > +#define SC_P_ADC_IN5_M40_GPIO0_IO05 SC_P_ADC_IN5 > 2 > > +#define SC_P_ADC_IN5_LSIO_GPIO1_IO13 SC_P_ADC_IN5 > 4 > > +#define SC_P_ADC_IN4_ADMA_ADC_IN4 SC_P_ADC_IN4 > 0 > > +#define SC_P_ADC_IN4_M40_TPM0_CH0 SC_P_ADC_IN4 > 1 > > +#define SC_P_ADC_IN4_M40_GPIO0_IO04 SC_P_ADC_IN4 > 2 > > +#define SC_P_ADC_IN4_LSIO_GPIO1_IO14 SC_P_ADC_IN4 > 4 > > +#define SC_P_FLEXCAN0_RX_ADMA_FLEXCAN0_RX > SC_P_FLEXCAN0_RX 0 > > +#define SC_P_FLEXCAN0_RX_ADMA_SAI2_RXC > SC_P_FLEXCAN0_RX 1 > > +#define SC_P_FLEXCAN0_RX_ADMA_UART0_RTS_B > SC_P_FLEXCAN0_RX 2 > > +#define SC_P_FLEXCAN0_RX_ADMA_SAI1_TXC > SC_P_FLEXCAN0_RX 3 > > +#define SC_P_FLEXCAN0_RX_LSIO_GPIO1_IO15 > SC_P_FLEXCAN0_RX 4 > > +#define SC_P_FLEXCAN0_TX_ADMA_FLEXCAN0_TX > SC_P_FLEXCAN0_TX 0 > > +#define SC_P_FLEXCAN0_TX_ADMA_SAI2_RXD > SC_P_FLEXCAN0_TX 1 > > +#define SC_P_FLEXCAN0_TX_ADMA_UART0_CTS_B > SC_P_FLEXCAN0_TX 2 > > +#define SC_P_FLEXCAN0_TX_ADMA_SAI1_TXFS > SC_P_FLEXCAN0_TX 3 > > +#define SC_P_FLEXCAN0_TX_LSIO_GPIO1_IO16 > SC_P_FLEXCAN0_TX 4 > > +#define SC_P_FLEXCAN1_RX_ADMA_FLEXCAN1_RX > SC_P_FLEXCAN1_RX 0 > > +#define SC_P_FLEXCAN1_RX_ADMA_SAI2_RXFS > SC_P_FLEXCAN1_RX 1 > > +#define SC_P_FLEXCAN1_RX_ADMA_FTM_CH2 > SC_P_FLEXCAN1_RX 2 > > +#define SC_P_FLEXCAN1_RX_ADMA_SAI1_TXD > SC_P_FLEXCAN1_RX 3 > > +#define SC_P_FLEXCAN1_RX_LSIO_GPIO1_IO17 > SC_P_FLEXCAN1_RX 4 > > +#define SC_P_FLEXCAN1_TX_ADMA_FLEXCAN1_TX > SC_P_FLEXCAN1_TX 0 > > +#define SC_P_FLEXCAN1_TX_ADMA_SAI3_RXC > SC_P_FLEXCAN1_TX 1 > > +#define SC_P_FLEXCAN1_TX_ADMA_DMA0_REQ_IN0 > SC_P_FLEXCAN1_TX 2 > > +#define SC_P_FLEXCAN1_TX_ADMA_SAI1_RXD > SC_P_FLEXCAN1_TX 3 > > +#define SC_P_FLEXCAN1_TX_LSIO_GPIO1_IO18 > SC_P_FLEXCAN1_TX 4 > > +#define SC_P_FLEXCAN2_RX_ADMA_FLEXCAN2_RX > SC_P_FLEXCAN2_RX 0 > > +#define SC_P_FLEXCAN2_RX_ADMA_SAI3_RXD > SC_P_FLEXCAN2_RX 1 > > +#define SC_P_FLEXCAN2_RX_ADMA_UART3_RX > SC_P_FLEXCAN2_RX 2 > > +#define SC_P_FLEXCAN2_RX_ADMA_SAI1_RXFS > SC_P_FLEXCAN2_RX 3 > > +#define SC_P_FLEXCAN2_RX_LSIO_GPIO1_IO19 > SC_P_FLEXCAN2_RX 4 > > +#define SC_P_FLEXCAN2_TX_ADMA_FLEXCAN2_TX > SC_P_FLEXCAN2_TX 0 > > +#define SC_P_FLEXCAN2_TX_ADMA_SAI3_RXFS > SC_P_FLEXCAN2_TX 1 > > +#define SC_P_FLEXCAN2_TX_ADMA_UART3_TX > SC_P_FLEXCAN2_TX 2 > > +#define SC_P_FLEXCAN2_TX_ADMA_SAI1_RXC > SC_P_FLEXCAN2_TX 3 > > +#define SC_P_FLEXCAN2_TX_LSIO_GPIO1_IO20 > SC_P_FLEXCAN2_TX 4 > > +#define SC_P_UART0_RX_ADMA_UART0_RX > SC_P_UART0_RX 0 > > +#define SC_P_UART0_RX_ADMA_MQS_R > SC_P_UART0_RX 1 > > +#define SC_P_UART0_RX_ADMA_FLEXCAN0_RX > SC_P_UART0_RX 2 > > +#define SC_P_UART0_RX_LSIO_GPIO1_IO21 > SC_P_UART0_RX 4 > > +#define SC_P_UART0_TX_ADMA_UART0_TX > SC_P_UART0_TX 0 > > +#define SC_P_UART0_TX_ADMA_MQS_L > SC_P_UART0_TX 1 > > +#define SC_P_UART0_TX_ADMA_FLEXCAN0_TX > SC_P_UART0_TX 2 > > +#define SC_P_UART0_TX_LSIO_GPIO1_IO22 > SC_P_UART0_TX 4 > > +#define SC_P_UART2_TX_ADMA_UART2_TX > SC_P_UART2_TX 0 > > +#define SC_P_UART2_TX_ADMA_FTM_CH1 > SC_P_UART2_TX 1 > > +#define SC_P_UART2_TX_ADMA_FLEXCAN1_TX > SC_P_UART2_TX 2 > > +#define SC_P_UART2_TX_LSIO_GPIO1_IO23 > SC_P_UART2_TX 4 > > +#define SC_P_UART2_RX_ADMA_UART2_RX > SC_P_UART2_RX 0 > > +#define SC_P_UART2_RX_ADMA_FTM_CH0 > SC_P_UART2_RX 1 > > +#define SC_P_UART2_RX_ADMA_FLEXCAN1_RX > SC_P_UART2_RX 2 > > +#define SC_P_UART2_RX_LSIO_GPIO1_IO24 > SC_P_UART2_RX 4 > > +#define SC_P_MIPI_DSI0_I2C0_SCL_MIPI_DSI0_I2C0_SCL > SC_P_MIPI_DSI0_I2C0_SCL 0 > > +#define SC_P_MIPI_DSI0_I2C0_SCL_MIPI_DSI1_GPIO0_IO02 > SC_P_MIPI_DSI0_I2C0_SCL 1 > > +#define SC_P_MIPI_DSI0_I2C0_SCL_LSIO_GPIO1_IO25 > SC_P_MIPI_DSI0_I2C0_SCL 4 > > +#define SC_P_MIPI_DSI0_I2C0_SDA_MIPI_DSI0_I2C0_SDA > SC_P_MIPI_DSI0_I2C0_SDA 0 > > +#define SC_P_MIPI_DSI0_I2C0_SDA_MIPI_DSI1_GPIO0_IO03 > SC_P_MIPI_DSI0_I2C0_SDA 1 > > +#define SC_P_MIPI_DSI0_I2C0_SDA_LSIO_GPIO1_IO26 > SC_P_MIPI_DSI0_I2C0_SDA 4 > > +#define SC_P_MIPI_DSI0_GPIO0_00_MIPI_DSI0_GPIO0_IO00 > SC_P_MIPI_DSI0_GPIO0_00 0 > > +#define SC_P_MIPI_DSI0_GPIO0_00_ADMA_I2C1_SCL > SC_P_MIPI_DSI0_GPIO0_00 1 > > +#define SC_P_MIPI_DSI0_GPIO0_00_MIPI_DSI0_PWM0_OUT > SC_P_MIPI_DSI0_GPIO0_00 2 > > +#define SC_P_MIPI_DSI0_GPIO0_00_LSIO_GPIO1_IO27 > SC_P_MIPI_DSI0_GPIO0_00 4 > > +#define SC_P_MIPI_DSI0_GPIO0_01_MIPI_DSI0_GPIO0_IO01 > SC_P_MIPI_DSI0_GPIO0_01 0 > > +#define SC_P_MIPI_DSI0_GPIO0_01_ADMA_I2C1_SDA > SC_P_MIPI_DSI0_GPIO0_01 1 > > +#define SC_P_MIPI_DSI0_GPIO0_01_LSIO_GPIO1_IO28 > SC_P_MIPI_DSI0_GPIO0_01 4 > > +#define SC_P_MIPI_DSI1_I2C0_SCL_MIPI_DSI1_I2C0_SCL > SC_P_MIPI_DSI1_I2C0_SCL 0 > > +#define SC_P_MIPI_DSI1_I2C0_SCL_MIPI_DSI0_GPIO0_IO02 > SC_P_MIPI_DSI1_I2C0_SCL 1 > > +#define SC_P_MIPI_DSI1_I2C0_SCL_LSIO_GPIO1_IO29 > SC_P_MIPI_DSI1_I2C0_SCL 4 > > +#define SC_P_MIPI_DSI1_I2C0_SDA_MIPI_DSI1_I2C0_SDA > SC_P_MIPI_DSI1_I2C0_SDA 0 > > +#define SC_P_MIPI_DSI1_I2C0_SDA_MIPI_DSI0_GPIO0_IO03 > SC_P_MIPI_DSI1_I2C0_SDA 1 > > +#define SC_P_MIPI_DSI1_I2C0_SDA_LSIO_GPIO1_IO30 > SC_P_MIPI_DSI1_I2C0_SDA 4 > > +#define SC_P_MIPI_DSI1_GPIO0_00_MIPI_DSI1_GPIO0_IO00 > SC_P_MIPI_DSI1_GPIO0_00 0 > > +#define SC_P_MIPI_DSI1_GPIO0_00_ADMA_I2C2_SCL > SC_P_MIPI_DSI1_GPIO0_00 1 > > +#define SC_P_MIPI_DSI1_GPIO0_00_MIPI_DSI1_PWM0_OUT > SC_P_MIPI_DSI1_GPIO0_00 2 > > +#define SC_P_MIPI_DSI1_GPIO0_00_LSIO_GPIO1_IO31 > SC_P_MIPI_DSI1_GPIO0_00 4 > > +#define SC_P_MIPI_DSI1_GPIO0_01_MIPI_DSI1_GPIO0_IO01 > SC_P_MIPI_DSI1_GPIO0_01 0 > > +#define SC_P_MIPI_DSI1_GPIO0_01_ADMA_I2C2_SDA > SC_P_MIPI_DSI1_GPIO0_01 1 > > +#define SC_P_MIPI_DSI1_GPIO0_01_LSIO_GPIO2_IO00 > SC_P_MIPI_DSI1_GPIO0_01 4 > > +#define SC_P_JTAG_TRST_B_SCU_JTAG_TRST_B > SC_P_JTAG_TRST_B 0 > > +#define SC_P_JTAG_TRST_B_SCU_WDOG0_WDOG_OUT > SC_P_JTAG_TRST_B 1 > > +#define SC_P_PMIC_I2C_SCL_SCU_PMIC_I2C_SCL > SC_P_PMIC_I2C_SCL 0 > > +#define SC_P_PMIC_I2C_SCL_SCU_GPIO0_IOXX_PMIC_A35_ON > SC_P_PMIC_I2C_SCL 1 > > +#define SC_P_PMIC_I2C_SCL_LSIO_GPIO2_IO01 > SC_P_PMIC_I2C_SCL 4 > > +#define SC_P_PMIC_I2C_SDA_SCU_PMIC_I2C_SDA > SC_P_PMIC_I2C_SDA 0 > > +#define SC_P_PMIC_I2C_SDA_SCU_GPIO0_IOXX_PMIC_GPU_ON > SC_P_PMIC_I2C_SDA 1 > > +#define SC_P_PMIC_I2C_SDA_LSIO_GPIO2_IO02 > SC_P_PMIC_I2C_SDA 4 > > +#define SC_P_PMIC_INT_B_SCU_DSC_PMIC_INT_B > SC_P_PMIC_INT_B 0 > > +#define SC_P_SCU_GPIO0_00_SCU_GPIO0_IO00 > SC_P_SCU_GPIO0_00 0 > > +#define SC_P_SCU_GPIO0_00_SCU_UART0_RX > SC_P_SCU_GPIO0_00 1 > > +#define SC_P_SCU_GPIO0_00_M40_UART0_RX > SC_P_SCU_GPIO0_00 2 > > +#define SC_P_SCU_GPIO0_00_ADMA_UART3_RX > SC_P_SCU_GPIO0_00 3 > > +#define SC_P_SCU_GPIO0_00_LSIO_GPIO2_IO03 > SC_P_SCU_GPIO0_00 4 > > +#define SC_P_SCU_GPIO0_01_SCU_GPIO0_IO01 > SC_P_SCU_GPIO0_01 0 > > +#define SC_P_SCU_GPIO0_01_SCU_UART0_TX > SC_P_SCU_GPIO0_01 1 > > +#define SC_P_SCU_GPIO0_01_M40_UART0_TX > SC_P_SCU_GPIO0_01 2 > > +#define SC_P_SCU_GPIO0_01_ADMA_UART3_TX > SC_P_SCU_GPIO0_01 3 > > +#define SC_P_SCU_GPIO0_01_SCU_WDOG0_WDOG_OUT > SC_P_SCU_GPIO0_01 4 > > +#define SC_P_SCU_PMIC_STANDBY_SCU_DSC_PMIC_STANDBY > SC_P_SCU_PMIC_STANDBY 0 > > +#define SC_P_SCU_BOOT_MODE0_SCU_DSC_BOOT_MODE0 > SC_P_SCU_BOOT_MODE0 0 > > +#define SC_P_SCU_BOOT_MODE1_SCU_DSC_BOOT_MODE1 > SC_P_SCU_BOOT_MODE1 0 > > +#define SC_P_SCU_BOOT_MODE2_SCU_DSC_BOOT_MODE2 > SC_P_SCU_BOOT_MODE2 0 > > +#define SC_P_SCU_BOOT_MODE2_SCU_PMIC_I2C_SDA > SC_P_SCU_BOOT_MODE2 1 > > +#define SC_P_SCU_BOOT_MODE3_SCU_DSC_BOOT_MODE3 > SC_P_SCU_BOOT_MODE3 0 > > +#define SC_P_SCU_BOOT_MODE3_SCU_PMIC_I2C_SCL > SC_P_SCU_BOOT_MODE3 1 > > +#define SC_P_SCU_BOOT_MODE3_SCU_DSC_RTC_CLOCK_OUTPUT_32K > SC_P_SCU_BOOT_MODE3 3 > > +#define SC_P_CSI_D00_CI_PI_D02 SC_P_CSI_D00 > 0 > > +#define SC_P_CSI_D00_ADMA_SAI0_RXC SC_P_CSI_D00 > 2 > > +#define SC_P_CSI_D01_CI_PI_D03 SC_P_CSI_D01 > 0 > > +#define SC_P_CSI_D01_ADMA_SAI0_RXD SC_P_CSI_D01 > 2 > > +#define SC_P_CSI_D02_CI_PI_D04 SC_P_CSI_D02 > 0 > > +#define SC_P_CSI_D02_ADMA_SAI0_RXFS SC_P_CSI_D02 > 2 > > +#define SC_P_CSI_D03_CI_PI_D05 SC_P_CSI_D03 > 0 > > +#define SC_P_CSI_D03_ADMA_SAI2_RXC SC_P_CSI_D03 > 2 > > +#define SC_P_CSI_D04_CI_PI_D06 SC_P_CSI_D04 > 0 > > +#define SC_P_CSI_D04_ADMA_SAI2_RXD SC_P_CSI_D04 > 2 > > +#define SC_P_CSI_D05_CI_PI_D07 SC_P_CSI_D05 > 0 > > +#define SC_P_CSI_D05_ADMA_SAI2_RXFS SC_P_CSI_D05 > 2 > > +#define SC_P_CSI_D06_CI_PI_D08 SC_P_CSI_D06 > 0 > > +#define SC_P_CSI_D06_ADMA_SAI3_RXC SC_P_CSI_D06 > 2 > > +#define SC_P_CSI_D07_CI_PI_D09 SC_P_CSI_D07 > 0 > > +#define SC_P_CSI_D07_ADMA_SAI3_RXD SC_P_CSI_D07 > 2 > > +#define SC_P_CSI_HSYNC_CI_PI_HSYNC SC_P_CSI_HSYNC > 0 > > +#define SC_P_CSI_HSYNC_CI_PI_D00 SC_P_CSI_HSYNC > 1 > > +#define SC_P_CSI_HSYNC_ADMA_SAI3_RXFS > SC_P_CSI_HSYNC 2 > > +#define SC_P_CSI_VSYNC_CI_PI_VSYNC SC_P_CSI_VSYNC > 0 > > +#define SC_P_CSI_VSYNC_CI_PI_D01 SC_P_CSI_VSYNC > 1 > > +#define SC_P_CSI_PCLK_CI_PI_PCLK SC_P_CSI_PCLK > 0 > > +#define SC_P_CSI_PCLK_MIPI_CSI0_I2C0_SCL SC_P_CSI_PCLK > 1 > > +#define SC_P_CSI_PCLK_ADMA_SPI1_SCK SC_P_CSI_PCLK > 3 > > +#define SC_P_CSI_PCLK_LSIO_GPIO3_IO00 SC_P_CSI_PCLK > 4 > > +#define SC_P_CSI_MCLK_CI_PI_MCLK SC_P_CSI_MCLK > 0 > > +#define SC_P_CSI_MCLK_MIPI_CSI0_I2C0_SDA > SC_P_CSI_MCLK 1 > > +#define SC_P_CSI_MCLK_ADMA_SPI1_SDO > SC_P_CSI_MCLK 3 > > +#define SC_P_CSI_MCLK_LSIO_GPIO3_IO01 > SC_P_CSI_MCLK 4 > > +#define SC_P_CSI_EN_CI_PI_EN SC_P_CSI_EN > 0 > > +#define SC_P_CSI_EN_CI_PI_I2C_SCL SC_P_CSI_EN > 1 > > +#define SC_P_CSI_EN_ADMA_I2C3_SCL SC_P_CSI_EN > 2 > > +#define SC_P_CSI_EN_ADMA_SPI1_SDI SC_P_CSI_EN > 3 > > +#define SC_P_CSI_EN_LSIO_GPIO3_IO02 SC_P_CSI_EN > 4 > > +#define SC_P_CSI_RESET_CI_PI_RESET SC_P_CSI_RESET > 0 > > +#define SC_P_CSI_RESET_CI_PI_I2C_SDA SC_P_CSI_RESET > 1 > > +#define SC_P_CSI_RESET_ADMA_I2C3_SDA > SC_P_CSI_RESET 2 > > +#define SC_P_CSI_RESET_ADMA_SPI1_CS0 SC_P_CSI_RESET > 3 > > +#define SC_P_CSI_RESET_LSIO_GPIO3_IO03 SC_P_CSI_RESET > 4 > > +#define SC_P_MIPI_CSI0_MCLK_OUT_MIPI_CSI0_ACM_MCLK_OUT > SC_P_MIPI_CSI0_MCLK_OUT 0 > > +#define SC_P_MIPI_CSI0_MCLK_OUT_LSIO_GPIO3_IO04 > SC_P_MIPI_CSI0_MCLK_OUT 4 > > +#define SC_P_MIPI_CSI0_I2C0_SCL_MIPI_CSI0_I2C0_SCL > SC_P_MIPI_CSI0_I2C0_SCL 0 > > +#define SC_P_MIPI_CSI0_I2C0_SCL_MIPI_CSI0_GPIO0_IO02 > SC_P_MIPI_CSI0_I2C0_SCL 1 > > +#define SC_P_MIPI_CSI0_I2C0_SCL_LSIO_GPIO3_IO05 > SC_P_MIPI_CSI0_I2C0_SCL 4 > > +#define SC_P_MIPI_CSI0_I2C0_SDA_MIPI_CSI0_I2C0_SDA > SC_P_MIPI_CSI0_I2C0_SDA 0 > > +#define SC_P_MIPI_CSI0_I2C0_SDA_MIPI_CSI0_GPIO0_IO03 > SC_P_MIPI_CSI0_I2C0_SDA 1 > > +#define SC_P_MIPI_CSI0_I2C0_SDA_LSIO_GPIO3_IO06 > SC_P_MIPI_CSI0_I2C0_SDA 4 > > +#define SC_P_MIPI_CSI0_GPIO0_01_MIPI_CSI0_GPIO0_IO01 > SC_P_MIPI_CSI0_GPIO0_01 0 > > +#define SC_P_MIPI_CSI0_GPIO0_01_ADMA_I2C0_SDA > SC_P_MIPI_CSI0_GPIO0_01 1 > > +#define SC_P_MIPI_CSI0_GPIO0_01_LSIO_GPIO3_IO07 > SC_P_MIPI_CSI0_GPIO0_01 4 > > +#define SC_P_MIPI_CSI0_GPIO0_00_MIPI_CSI0_GPIO0_IO00 > SC_P_MIPI_CSI0_GPIO0_00 0 > > +#define SC_P_MIPI_CSI0_GPIO0_00_ADMA_I2C0_SCL > SC_P_MIPI_CSI0_GPIO0_00 1 > > +#define SC_P_MIPI_CSI0_GPIO0_00_LSIO_GPIO3_IO08 > SC_P_MIPI_CSI0_GPIO0_00 4 > > +#define SC_P_QSPI0A_DATA0_LSIO_QSPI0A_DATA0 > SC_P_QSPI0A_DATA0 0 > > +#define SC_P_QSPI0A_DATA0_LSIO_GPIO3_IO09 > SC_P_QSPI0A_DATA0 4 > > +#define SC_P_QSPI0A_DATA1_LSIO_QSPI0A_DATA1 > SC_P_QSPI0A_DATA1 0 > > +#define SC_P_QSPI0A_DATA1_LSIO_GPIO3_IO10 > SC_P_QSPI0A_DATA1 4 > > +#define SC_P_QSPI0A_DATA2_LSIO_QSPI0A_DATA2 > SC_P_QSPI0A_DATA2 0 > > +#define SC_P_QSPI0A_DATA2_LSIO_GPIO3_IO11 > SC_P_QSPI0A_DATA2 4 > > +#define SC_P_QSPI0A_DATA3_LSIO_QSPI0A_DATA3 > SC_P_QSPI0A_DATA3 0 > > +#define SC_P_QSPI0A_DATA3_LSIO_GPIO3_IO12 > SC_P_QSPI0A_DATA3 4 > > +#define SC_P_QSPI0A_DQS_LSIO_QSPI0A_DQS > SC_P_QSPI0A_DQS 0 > > +#define SC_P_QSPI0A_DQS_LSIO_GPIO3_IO13 > SC_P_QSPI0A_DQS 4 > > +#define SC_P_QSPI0A_SS0_B_LSIO_QSPI0A_SS0_B > SC_P_QSPI0A_SS0_B 0 > > +#define SC_P_QSPI0A_SS0_B_LSIO_GPIO3_IO14 > SC_P_QSPI0A_SS0_B 4 > > +#define SC_P_QSPI0A_SS1_B_LSIO_QSPI0A_SS1_B > SC_P_QSPI0A_SS1_B 0 > > +#define SC_P_QSPI0A_SS1_B_LSIO_GPIO3_IO15 > SC_P_QSPI0A_SS1_B 4 > > +#define SC_P_QSPI0A_SCLK_LSIO_QSPI0A_SCLK > SC_P_QSPI0A_SCLK 0 > > +#define SC_P_QSPI0A_SCLK_LSIO_GPIO3_IO16 > SC_P_QSPI0A_SCLK 4 > > +#define SC_P_QSPI0B_SCLK_LSIO_QSPI0B_SCLK > SC_P_QSPI0B_SCLK 0 > > +#define SC_P_QSPI0B_SCLK_LSIO_QSPI1A_SCLK > SC_P_QSPI0B_SCLK 1 > > +#define SC_P_QSPI0B_SCLK_LSIO_KPP0_COL0 > SC_P_QSPI0B_SCLK 2 > > +#define SC_P_QSPI0B_SCLK_LSIO_GPIO3_IO17 > SC_P_QSPI0B_SCLK 4 > > +#define SC_P_QSPI0B_DATA0_LSIO_QSPI0B_DATA0 > SC_P_QSPI0B_DATA0 0 > > +#define SC_P_QSPI0B_DATA0_LSIO_QSPI1A_DATA0 > SC_P_QSPI0B_DATA0 1 > > +#define SC_P_QSPI0B_DATA0_LSIO_KPP0_COL1 > SC_P_QSPI0B_DATA0 2 > > +#define SC_P_QSPI0B_DATA0_LSIO_GPIO3_IO18 > SC_P_QSPI0B_DATA0 4 > > +#define SC_P_QSPI0B_DATA1_LSIO_QSPI0B_DATA1 > SC_P_QSPI0B_DATA1 0 > > +#define SC_P_QSPI0B_DATA1_LSIO_QSPI1A_DATA1 > SC_P_QSPI0B_DATA1 1 > > +#define SC_P_QSPI0B_DATA1_LSIO_KPP0_COL2 > SC_P_QSPI0B_DATA1 2 > > +#define SC_P_QSPI0B_DATA1_LSIO_GPIO3_IO19 > SC_P_QSPI0B_DATA1 4 > > +#define SC_P_QSPI0B_DATA2_LSIO_QSPI0B_DATA2 > SC_P_QSPI0B_DATA2 0 > > +#define SC_P_QSPI0B_DATA2_LSIO_QSPI1A_DATA2 > SC_P_QSPI0B_DATA2 1 > > +#define SC_P_QSPI0B_DATA2_LSIO_KPP0_COL3 > SC_P_QSPI0B_DATA2 2 > > +#define SC_P_QSPI0B_DATA2_LSIO_GPIO3_IO20 > SC_P_QSPI0B_DATA2 4 > > +#define SC_P_QSPI0B_DATA3_LSIO_QSPI0B_DATA3 > SC_P_QSPI0B_DATA3 0 > > +#define SC_P_QSPI0B_DATA3_LSIO_QSPI1A_DATA3 > SC_P_QSPI0B_DATA3 1 > > +#define SC_P_QSPI0B_DATA3_LSIO_KPP0_ROW0 > SC_P_QSPI0B_DATA3 2 > > +#define SC_P_QSPI0B_DATA3_LSIO_GPIO3_IO21 > SC_P_QSPI0B_DATA3 4 > > +#define SC_P_QSPI0B_DQS_LSIO_QSPI0B_DQS > SC_P_QSPI0B_DQS 0 > > +#define SC_P_QSPI0B_DQS_LSIO_QSPI1A_DQS > SC_P_QSPI0B_DQS 1 > > +#define SC_P_QSPI0B_DQS_LSIO_KPP0_ROW1 > SC_P_QSPI0B_DQS 2 > > +#define SC_P_QSPI0B_DQS_LSIO_GPIO3_IO22 > SC_P_QSPI0B_DQS 4 > > +#define SC_P_QSPI0B_SS0_B_LSIO_QSPI0B_SS0_B > SC_P_QSPI0B_SS0_B 0 > > +#define SC_P_QSPI0B_SS0_B_LSIO_QSPI1A_SS0_B > SC_P_QSPI0B_SS0_B 1 > > +#define SC_P_QSPI0B_SS0_B_LSIO_KPP0_ROW2 > SC_P_QSPI0B_SS0_B 2 > > +#define SC_P_QSPI0B_SS0_B_LSIO_GPIO3_IO23 > SC_P_QSPI0B_SS0_B 4 > > +#define SC_P_QSPI0B_SS1_B_LSIO_QSPI0B_SS1_B > SC_P_QSPI0B_SS1_B 0 > > +#define SC_P_QSPI0B_SS1_B_LSIO_QSPI1A_SS1_B > SC_P_QSPI0B_SS1_B 1 > > +#define SC_P_QSPI0B_SS1_B_LSIO_KPP0_ROW3 > SC_P_QSPI0B_SS1_B 2 > > +#define SC_P_QSPI0B_SS1_B_LSIO_GPIO3_IO24 > SC_P_QSPI0B_SS1_B 4 > > + > > +#endif /* _SC_PADS_H */ > > -- > > 2.7.4 > > > > -- > > To unsubscribe from this list: send the line "unsubscribe devicetree" in > > the body of a message to majordomo at vger.kernel.org > > More majordomo info at > https://emea01.safelinks.protection.outlook.com/?url=http%3A%2F%2Fvger > .kernel.org%2Fmajordomo- > info.html&data=02%7C01%7Caisheng.dong%40nxp.com%7C964674a65cff412 > 687a608d5af7c585a%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0%7C1%7C6 > 36607870955253444&sdata=KA2%2FyaH1JfwmPuDPdJWdLP9UIcmsz63aR%2F > MA%2BS%2FxAMI%3D&reserved=0
next prev parent reply other threads:[~2018-05-02 18:07 UTC|newest] Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-04-27 19:01 [PATCH 0/6] pinctrl: imx: add imx8qxp pinctrl support Dong Aisheng 2018-04-27 19:01 ` Dong Aisheng 2018-04-27 19:01 ` [PATCH 1/6] pinctrl: imx: fix unsigned check if nfuncs with less than or equal zero Dong Aisheng 2018-04-27 19:01 ` Dong Aisheng 2018-05-02 12:22 ` Linus Walleij 2018-05-02 12:22 ` Linus Walleij 2018-04-27 19:01 ` [PATCH 2/6] pinctrl: pinctrl-imx: improve the code comments of PIN_FUNC_ID Dong Aisheng 2018-04-27 19:01 ` Dong Aisheng 2018-05-02 12:23 ` Linus Walleij 2018-05-02 12:23 ` Linus Walleij 2018-04-27 19:01 ` [PATCH 3/6] pinctrl: imx: use seq_puts() instead of seq_printf() Dong Aisheng 2018-04-27 19:01 ` Dong Aisheng 2018-05-02 12:24 ` Linus Walleij 2018-05-02 12:24 ` Linus Walleij 2018-04-27 19:01 ` [PATCH 4/6] pinctrl: fsl: add scu based pinctrl support Dong Aisheng 2018-04-27 19:01 ` Dong Aisheng 2018-05-02 12:27 ` Linus Walleij 2018-05-02 12:27 ` Linus Walleij 2018-05-02 12:29 ` Linus Walleij 2018-05-02 12:29 ` Linus Walleij 2018-05-02 12:36 ` Sascha Hauer 2018-05-02 12:36 ` Sascha Hauer 2018-05-02 13:03 ` Linus Walleij 2018-05-02 13:03 ` Linus Walleij 2018-05-02 15:05 ` Sascha Hauer 2018-05-02 15:05 ` Sascha Hauer 2018-05-02 18:42 ` A.s. Dong 2018-05-02 18:42 ` A.s. Dong 2018-04-27 19:01 ` [PATCH 5/6] dt-bindings: pinctrl: add imx8qxp pinctrl binding doc Dong Aisheng 2018-04-27 19:01 ` Dong Aisheng 2018-05-01 15:58 ` Rob Herring 2018-05-01 15:58 ` Rob Herring 2018-05-02 18:07 ` A.s. Dong [this message] 2018-05-02 18:07 ` A.s. Dong 2018-04-27 19:01 ` [PATCH 6/6] pinctrl: imx: add imx8qxp driver Dong Aisheng 2018-04-27 19:01 ` Dong Aisheng
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=AM0PR04MB421136DE960A1D489A9B2DE380800@AM0PR04MB4211.eurprd04.prod.outlook.com \ --to=aisheng.dong@nxp.com \ --cc=devicetree@vger.kernel.org \ --cc=dongas86@gmail.com \ --cc=fabio.estevam@nxp.com \ --cc=festevam@gmail.com \ --cc=kernel@pengutronix.de \ --cc=linus.walleij@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-gpio@vger.kernel.org \ --cc=linux-imx@nxp.com \ --cc=mark.rutland@arm.com \ --cc=robh@kernel.org \ --cc=shawnguo@kernel.org \ --cc=stefan@agner.ch \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.