From: "Bedia, Vaibhav" <vaibhav.bedia@ti.com> To: "Shilimkar, Santosh" <santosh.shilimkar@ti.com> Cc: "linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org>, "linux-omap@vger.kernel.org" <linux-omap@vger.kernel.org>, "Hilman, Kevin" <khilman@ti.com>, "paul@pwsan.com" <paul@pwsan.com>, "Cousson, Benoit" <b-cousson@ti.com>, "tony@atomide.com" <tony@atomide.com> Subject: RE: [PATCH 15/15] ARM: OMAP2+: AM33XX: Basic suspend resume support Date: Sun, 4 Nov 2012 15:26:25 +0000 [thread overview] Message-ID: <B5906170F1614E41A8A28DE3B8D121433EBFFD4D@DBDE01.ent.ti.com> (raw) In-Reply-To: <50954CEF.5080209@ti.com> On Sat, Nov 03, 2012 at 22:27:19, Shilimkar, Santosh wrote: [...] > > > Nice descriptive change log Vaibhav. Thanks :) > [...] > > +#include "soc.h" > > + > In case not checked yet, see if you need > all above headers. > Will double-check, I know it's a long list of includes. > > +void (*am33xx_do_wfi_sram)(void); > > + > > +static void __iomem *am33xx_emif_base; > > +static struct powerdomain *cefuse_pwrdm, *gfx_pwrdm, *per_pwrdm; > > +static struct clockdomain *gfx_l3_clkdm, *gfx_l4ls_clkdm; > > +static struct wkup_m3_context *wkup_m3; > > + > > +static DECLARE_COMPLETION(wkup_m3_sync); > > + > > +#ifdef CONFIG_SUSPEND > > +static int am33xx_do_sram_idle(long unsigned int unused) > > +{ > > + am33xx_do_wfi_sram(); > > + return 0; > > +} > > + > > +static int am33xx_pm_suspend(void) > > +{ > > + int status, ret = 0; > > + > > + struct omap_hwmod *gpmc_oh, *usb_oh; > > + struct omap_hwmod *tptc0_oh, *tptc1_oh, *tptc2_oh; > > + > > + /* > > + * By default the following IPs do not have MSTANDBY asserted > > + * which is necessary for PER domain transition. If the drivers > > + * are not compiled into the kernel HWMOD code will not change the > > + * state of the IPs if the IP was not never enabled > > + */ > > + usb_oh = omap_hwmod_lookup("usb_otg_hs"); > > + gpmc_oh = omap_hwmod_lookup("gpmc"); > > + tptc0_oh = omap_hwmod_lookup("tptc0"); > > + tptc1_oh = omap_hwmod_lookup("tptc1"); > > + tptc2_oh = omap_hwmod_lookup("tptc2"); > > + > This look you don't need every suspend. > Sorry I don't follow you here. > > + omap_hwmod_enable(usb_oh); > > + omap_hwmod_enable(gpmc_oh); > > + omap_hwmod_enable(tptc0_oh); > > + omap_hwmod_enable(tptc1_oh); > > + omap_hwmod_enable(tptc2_oh); > > + > > + omap_hwmod_idle(usb_oh); > > + omap_hwmod_idle(gpmc_oh); > > + omap_hwmod_idle(tptc0_oh); > > + omap_hwmod_idle(tptc1_oh); > > + omap_hwmod_idle(tptc2_oh); > > + > Calling omap_hwmod_idle() directly tells me something is not > right. Can these module not idle themself with respective device > drivers ? > With device drivers, yes. The problem comes if the drivers are not compiled in. MSTANDBY needs to be forced for each suspend cycle. During resume, these IPs come out of standby and sysconfig changes. If it makes sense I could add a new HWMOD flag and some sort of suspend-resume routine, perhaps syscore_ops, in there to do this? > > + /* Put the GFX clockdomains to sleep */ > > + clkdm_sleep(gfx_l3_clkdm); > > + clkdm_sleep(gfx_l4ls_clkdm); > Can GFX driver suspend code not take care of above ? Will check if the GFX driver does this. I needed this to ensure that even without the GFX driver the PER domain transition doesn't get blocked. > Also are these clock domains are not supporting HW supervised > mode ? All clock domains in AM33xx are SW-supervised. > > > + /* Try to put GFX to sleep */ > > + pwrdm_set_next_pwrst(gfx_pwrdm, PWRDM_POWER_OFF); > > + > Above as well can be taken care by constraint QOS API by > GFX driver. > Will check if I can get rid of this. > > + ret = cpu_suspend(0, am33xx_do_sram_idle); > > + > > + status = pwrdm_read_pwrst(gfx_pwrdm); > > + if (status != PWRDM_POWER_OFF) > > + pr_err("GFX domain did not transition\n"); > > + else > > + pr_info("GFX domain entered low power state\n"); > > + > > + /* Needed to ensure L4LS clockdomain transitions properly */ > > + clkdm_wakeup(gfx_l3_clkdm); > > + clkdm_wakeup(gfx_l4ls_clkdm); > > + > > + if (ret) { > > + pr_err("Kernel suspend failure\n"); > > + } else { > > + status = omap_ctrl_readl(AM33XX_CONTROL_IPC_MSG_REG1); > > + status &= IPC_RESP_MASK; > > + status >>= __ffs(IPC_RESP_MASK); > > + > > + switch (status) { > > + case 0: > > + pr_info("Successfully transitioned to low power state\n"); > > + if (wkup_m3->sleep_mode == IPC_CMD_DS0) > > + /* XXX: Use SOC specific ops for this? */ > > + per_pwrdm->ret_logic_off_counter++; > > + break; > > + case 1: > > + pr_err("Could not enter low power state\n"); > > + ret = -1; > > + break; > > + default: > > + pr_err("Something is terribly wrong :(\nStatus = %d\n", > > + status); > Sounds terrible :-) > Well this is not the expected state. But I guess better to leave in a message instead of ignoring the unexpected :) [...] > > + if (!wait_for_completion_timeout(&wkup_m3_sync, > > + msecs_to_jiffies(500))) { > > 500 is from spec or arbitrary timeout ? > We just need enough delay to let the M3 respond. I didn't have the hw delays so put in a timeout which is not too big. [...] > > + > > + ret = am33xx_map_emif(); > > + > No EMIF driver to handle EMIF MAP, registers etc ? > We just need to ioremap it here. EMIF registers are updated from assembly only. [...] > > +#define EMIF_DDR_PHY_CTRL_1_SHDW 0x00e8 > > + > Above should be part of the EMIF driver, no ? > The driver would end up being a dummy driver which just does an ioremap so I added the register offsets here. [...] > > + > Sleep code looks pretty big so I will have a closer look at it bit > later. At least from the code it seems, the EMIF registers and hence > memory controller needs to be maneged by SW which is really bad. > It will get a slightly bigger once DDR3 specific handling gets added ;) I agree the s/w managed memory controller is not good. It even places limitations on Core DVFS. Regards, Vaibhav
WARNING: multiple messages have this Message-ID (diff)
From: vaibhav.bedia@ti.com (Bedia, Vaibhav) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 15/15] ARM: OMAP2+: AM33XX: Basic suspend resume support Date: Sun, 4 Nov 2012 15:26:25 +0000 [thread overview] Message-ID: <B5906170F1614E41A8A28DE3B8D121433EBFFD4D@DBDE01.ent.ti.com> (raw) In-Reply-To: <50954CEF.5080209@ti.com> On Sat, Nov 03, 2012 at 22:27:19, Shilimkar, Santosh wrote: [...] > > > Nice descriptive change log Vaibhav. Thanks :) > [...] > > +#include "soc.h" > > + > In case not checked yet, see if you need > all above headers. > Will double-check, I know it's a long list of includes. > > +void (*am33xx_do_wfi_sram)(void); > > + > > +static void __iomem *am33xx_emif_base; > > +static struct powerdomain *cefuse_pwrdm, *gfx_pwrdm, *per_pwrdm; > > +static struct clockdomain *gfx_l3_clkdm, *gfx_l4ls_clkdm; > > +static struct wkup_m3_context *wkup_m3; > > + > > +static DECLARE_COMPLETION(wkup_m3_sync); > > + > > +#ifdef CONFIG_SUSPEND > > +static int am33xx_do_sram_idle(long unsigned int unused) > > +{ > > + am33xx_do_wfi_sram(); > > + return 0; > > +} > > + > > +static int am33xx_pm_suspend(void) > > +{ > > + int status, ret = 0; > > + > > + struct omap_hwmod *gpmc_oh, *usb_oh; > > + struct omap_hwmod *tptc0_oh, *tptc1_oh, *tptc2_oh; > > + > > + /* > > + * By default the following IPs do not have MSTANDBY asserted > > + * which is necessary for PER domain transition. If the drivers > > + * are not compiled into the kernel HWMOD code will not change the > > + * state of the IPs if the IP was not never enabled > > + */ > > + usb_oh = omap_hwmod_lookup("usb_otg_hs"); > > + gpmc_oh = omap_hwmod_lookup("gpmc"); > > + tptc0_oh = omap_hwmod_lookup("tptc0"); > > + tptc1_oh = omap_hwmod_lookup("tptc1"); > > + tptc2_oh = omap_hwmod_lookup("tptc2"); > > + > This look you don't need every suspend. > Sorry I don't follow you here. > > + omap_hwmod_enable(usb_oh); > > + omap_hwmod_enable(gpmc_oh); > > + omap_hwmod_enable(tptc0_oh); > > + omap_hwmod_enable(tptc1_oh); > > + omap_hwmod_enable(tptc2_oh); > > + > > + omap_hwmod_idle(usb_oh); > > + omap_hwmod_idle(gpmc_oh); > > + omap_hwmod_idle(tptc0_oh); > > + omap_hwmod_idle(tptc1_oh); > > + omap_hwmod_idle(tptc2_oh); > > + > Calling omap_hwmod_idle() directly tells me something is not > right. Can these module not idle themself with respective device > drivers ? > With device drivers, yes. The problem comes if the drivers are not compiled in. MSTANDBY needs to be forced for each suspend cycle. During resume, these IPs come out of standby and sysconfig changes. If it makes sense I could add a new HWMOD flag and some sort of suspend-resume routine, perhaps syscore_ops, in there to do this? > > + /* Put the GFX clockdomains to sleep */ > > + clkdm_sleep(gfx_l3_clkdm); > > + clkdm_sleep(gfx_l4ls_clkdm); > Can GFX driver suspend code not take care of above ? Will check if the GFX driver does this. I needed this to ensure that even without the GFX driver the PER domain transition doesn't get blocked. > Also are these clock domains are not supporting HW supervised > mode ? All clock domains in AM33xx are SW-supervised. > > > + /* Try to put GFX to sleep */ > > + pwrdm_set_next_pwrst(gfx_pwrdm, PWRDM_POWER_OFF); > > + > Above as well can be taken care by constraint QOS API by > GFX driver. > Will check if I can get rid of this. > > + ret = cpu_suspend(0, am33xx_do_sram_idle); > > + > > + status = pwrdm_read_pwrst(gfx_pwrdm); > > + if (status != PWRDM_POWER_OFF) > > + pr_err("GFX domain did not transition\n"); > > + else > > + pr_info("GFX domain entered low power state\n"); > > + > > + /* Needed to ensure L4LS clockdomain transitions properly */ > > + clkdm_wakeup(gfx_l3_clkdm); > > + clkdm_wakeup(gfx_l4ls_clkdm); > > + > > + if (ret) { > > + pr_err("Kernel suspend failure\n"); > > + } else { > > + status = omap_ctrl_readl(AM33XX_CONTROL_IPC_MSG_REG1); > > + status &= IPC_RESP_MASK; > > + status >>= __ffs(IPC_RESP_MASK); > > + > > + switch (status) { > > + case 0: > > + pr_info("Successfully transitioned to low power state\n"); > > + if (wkup_m3->sleep_mode == IPC_CMD_DS0) > > + /* XXX: Use SOC specific ops for this? */ > > + per_pwrdm->ret_logic_off_counter++; > > + break; > > + case 1: > > + pr_err("Could not enter low power state\n"); > > + ret = -1; > > + break; > > + default: > > + pr_err("Something is terribly wrong :(\nStatus = %d\n", > > + status); > Sounds terrible :-) > Well this is not the expected state. But I guess better to leave in a message instead of ignoring the unexpected :) [...] > > + if (!wait_for_completion_timeout(&wkup_m3_sync, > > + msecs_to_jiffies(500))) { > > 500 is from spec or arbitrary timeout ? > We just need enough delay to let the M3 respond. I didn't have the hw delays so put in a timeout which is not too big. [...] > > + > > + ret = am33xx_map_emif(); > > + > No EMIF driver to handle EMIF MAP, registers etc ? > We just need to ioremap it here. EMIF registers are updated from assembly only. [...] > > +#define EMIF_DDR_PHY_CTRL_1_SHDW 0x00e8 > > + > Above should be part of the EMIF driver, no ? > The driver would end up being a dummy driver which just does an ioremap so I added the register offsets here. [...] > > + > Sleep code looks pretty big so I will have a closer look at it bit > later. At least from the code it seems, the EMIF registers and hence > memory controller needs to be maneged by SW which is really bad. > It will get a slightly bigger once DDR3 specific handling gets added ;) I agree the s/w managed memory controller is not good. It even places limitations on Core DVFS. Regards, Vaibhav
next prev parent reply other threads:[~2012-11-04 15:26 UTC|newest] Thread overview: 218+ messages / expand[flat|nested] mbox.gz Atom feed top 2012-11-02 12:32 [RFC 00/15] Add basic suspend-resume support for AM33XX Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-02 12:32 ` [PATCH 01/15] ARM: OMAP2+: mailbox: Add an API for flushing the FIFO Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-02 19:00 ` Tony Lindgren 2012-11-02 19:00 ` Tony Lindgren 2012-11-03 8:24 ` Bedia, Vaibhav 2012-11-03 8:24 ` Bedia, Vaibhav 2012-11-03 16:03 ` Santosh Shilimkar 2012-11-03 16:03 ` Santosh Shilimkar 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-05 14:59 ` Santosh Shilimkar 2012-11-05 14:59 ` Santosh Shilimkar 2012-11-02 12:32 ` [PATCH 02/15] ARM: OMAP2+: mailbox: Add support for AM33XX Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-03 0:14 ` Russ Dill 2012-11-03 0:14 ` Russ Dill 2012-11-03 8:39 ` Bedia, Vaibhav 2012-11-03 8:39 ` Bedia, Vaibhav 2012-11-03 13:48 ` Bedia, Vaibhav 2012-11-03 13:48 ` Bedia, Vaibhav 2012-11-03 16:10 ` Santosh Shilimkar 2012-11-03 16:10 ` Santosh Shilimkar 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-05 15:00 ` Santosh Shilimkar 2012-11-05 15:00 ` Santosh Shilimkar 2012-11-02 12:32 ` [PATCH 03/15] ARM: OMAP: mailbox: Convert to device_initcall Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-03 16:12 ` Santosh Shilimkar 2012-11-03 16:12 ` Santosh Shilimkar 2012-11-02 12:32 ` [PATCH 04/15] ARM: OMAP2+: hwmod: Update the reset API for AM33XX Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-05 6:58 ` Vaibhav Hiremath 2012-11-05 6:58 ` Vaibhav Hiremath 2012-11-05 17:57 ` Bedia, Vaibhav 2012-11-05 17:57 ` Bedia, Vaibhav 2012-11-06 6:06 ` Hiremath, Vaibhav 2012-11-06 6:06 ` Hiremath, Vaibhav 2012-11-06 7:19 ` Bedia, Vaibhav 2012-11-06 7:19 ` Bedia, Vaibhav 2012-11-02 12:32 ` [PATCH 05/15] ARM: OMAP2+: AM33XX: Update WKUP_M3 hwmod entry for reset status Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-03 16:15 ` Santosh Shilimkar 2012-11-03 16:15 ` Santosh Shilimkar 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-05 6:59 ` Vaibhav Hiremath 2012-11-05 6:59 ` Vaibhav Hiremath 2012-11-02 12:32 ` [PATCH 06/15] ARM: OMAP2+: hwmod: Enable OCMCRAM registration in AM33XX Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-03 16:16 ` Santosh Shilimkar 2012-11-03 16:16 ` Santosh Shilimkar 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-05 7:23 ` Vaibhav Hiremath 2012-11-05 7:23 ` Vaibhav Hiremath 2012-11-05 17:57 ` Bedia, Vaibhav 2012-11-05 17:57 ` Bedia, Vaibhav 2012-11-06 6:07 ` Hiremath, Vaibhav 2012-11-06 6:07 ` Hiremath, Vaibhav 2012-11-02 12:32 ` [PATCH 07/15] ARM: OMAP2+: hwmod: Update the hwmod data for TPTCs " Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-05 7:19 ` Vaibhav Hiremath 2012-11-05 7:19 ` Vaibhav Hiremath 2012-11-02 12:32 ` [PATCH 08/15] ARM: OMAP2+: hwmod: Fix the omap_hwmod_addr_space for CPGMAC0 Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-03 16:18 ` Santosh Shilimkar 2012-11-03 16:18 ` Santosh Shilimkar 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-05 9:10 ` Bedia, Vaibhav 2012-11-05 9:10 ` Bedia, Vaibhav 2012-11-06 9:29 ` Vaibhav Hiremath 2012-11-06 9:29 ` Vaibhav Hiremath 2012-11-06 10:09 ` Bedia, Vaibhav 2012-11-06 10:09 ` Bedia, Vaibhav 2012-11-06 13:08 ` Hiremath, Vaibhav 2012-11-06 13:08 ` Hiremath, Vaibhav 2012-11-06 13:46 ` Bedia, Vaibhav 2012-11-06 13:46 ` Bedia, Vaibhav 2012-11-06 13:50 ` Benoit Cousson 2012-11-06 13:50 ` Benoit Cousson 2012-11-06 13:56 ` Bedia, Vaibhav 2012-11-06 13:56 ` Bedia, Vaibhav 2012-11-02 12:32 ` [PATCH 09/15] ARM: OMAP: AM33XX: Remove unnecessary include and use __ASSEMBLER__ macros Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-03 16:29 ` Santosh Shilimkar 2012-11-03 16:29 ` Santosh Shilimkar 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-02 12:32 ` [PATCH 10/15] ARM: OMAP2+: control: Add some AM33XX Control module registers Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-02 12:32 ` [PATCH 11/15] ARM: OMAP: timer: Interchange clksrc and clkevt for AM33XX Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-03 11:43 ` Kevin Hilman 2012-11-03 11:43 ` Kevin Hilman 2012-11-03 12:47 ` Bedia, Vaibhav 2012-11-03 12:47 ` Bedia, Vaibhav 2012-11-03 13:04 ` Kevin Hilman 2012-11-03 13:04 ` Kevin Hilman 2012-11-03 13:48 ` Bedia, Vaibhav 2012-11-03 13:48 ` Bedia, Vaibhav 2012-11-05 18:03 ` Kevin Hilman 2012-11-05 18:03 ` Kevin Hilman 2012-11-05 21:59 ` Santosh Shilimkar 2012-11-05 21:59 ` Santosh Shilimkar 2012-11-06 14:38 ` Bedia, Vaibhav 2012-11-06 14:38 ` Bedia, Vaibhav 2012-11-08 13:15 ` Bedia, Vaibhav 2012-11-08 13:15 ` Bedia, Vaibhav 2012-11-06 14:33 ` Bedia, Vaibhav 2012-11-06 14:33 ` Bedia, Vaibhav 2012-11-03 16:22 ` Kevin Hilman 2012-11-03 16:22 ` Kevin Hilman 2012-11-05 4:40 ` Bedia, Vaibhav 2012-11-05 4:40 ` Bedia, Vaibhav 2012-11-03 16:31 ` Santosh Shilimkar 2012-11-03 16:31 ` Santosh Shilimkar 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-08 20:41 ` Jon Hunter 2012-11-08 20:41 ` Jon Hunter 2012-11-12 22:54 ` Tony Lindgren 2012-11-12 22:54 ` Tony Lindgren 2012-11-02 12:32 ` [PATCH 12/15] ARM: OMAP: timer: Add suspend-resume callbacks for clockevent device Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-03 12:15 ` Kevin Hilman 2012-11-03 12:15 ` Kevin Hilman 2012-11-03 13:17 ` Bedia, Vaibhav 2012-11-03 13:17 ` Bedia, Vaibhav 2012-11-03 13:41 ` Kevin Hilman 2012-11-03 13:41 ` Kevin Hilman 2012-11-03 14:03 ` Bedia, Vaibhav 2012-11-03 14:03 ` Bedia, Vaibhav 2012-11-05 21:20 ` Jon Hunter 2012-11-05 21:20 ` Jon Hunter 2012-11-06 9:38 ` Bedia, Vaibhav 2012-11-06 9:38 ` Bedia, Vaibhav 2012-11-06 16:02 ` Jon Hunter 2012-11-06 16:02 ` Jon Hunter 2012-11-03 15:52 ` Santosh Shilimkar 2012-11-03 15:52 ` Santosh Shilimkar 2012-11-04 15:25 ` Bedia, Vaibhav 2012-11-04 15:25 ` Bedia, Vaibhav 2012-11-05 14:55 ` Santosh Shilimkar 2012-11-05 14:55 ` Santosh Shilimkar 2012-11-05 21:04 ` Jon Hunter 2012-11-05 21:04 ` Jon Hunter 2012-11-06 7:32 ` Bedia, Vaibhav 2012-11-06 7:32 ` Bedia, Vaibhav 2012-11-06 16:00 ` Jon Hunter 2012-11-06 16:00 ` Jon Hunter 2012-11-02 12:32 ` [PATCH 13/15] ARM: DTS: AM33XX: Add nodes for OCMCRAM and Mailbox Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-03 12:16 ` Kevin Hilman 2012-11-03 12:16 ` Kevin Hilman 2012-11-03 13:17 ` Bedia, Vaibhav 2012-11-03 13:17 ` Bedia, Vaibhav 2012-11-03 15:54 ` Santosh Shilimkar 2012-11-03 15:54 ` Santosh Shilimkar 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-05 14:53 ` Santosh Shilimkar 2012-11-05 14:53 ` Santosh Shilimkar 2012-11-05 17:57 ` Bedia, Vaibhav 2012-11-05 17:57 ` Bedia, Vaibhav 2012-11-05 19:29 ` Kevin Hilman 2012-11-05 19:29 ` Kevin Hilman 2012-11-05 21:19 ` Santosh Shilimkar 2012-11-05 21:19 ` Santosh Shilimkar 2012-11-05 21:45 ` Santosh Shilimkar 2012-11-05 21:45 ` Santosh Shilimkar 2012-11-06 5:08 ` Bedia, Vaibhav 2012-11-06 5:08 ` Bedia, Vaibhav 2012-11-05 14:58 ` Santosh Shilimkar 2012-11-05 14:58 ` Santosh Shilimkar 2012-11-02 12:32 ` [PATCH 14/15] ARM: OMAP2+: omap2plus_defconfig: Enable Mailbox Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-03 12:20 ` Kevin Hilman 2012-11-03 12:20 ` Kevin Hilman 2012-11-03 13:17 ` Bedia, Vaibhav 2012-11-03 13:17 ` Bedia, Vaibhav 2012-11-03 13:43 ` Kevin Hilman 2012-11-03 13:43 ` Kevin Hilman 2012-11-02 12:32 ` [PATCH 15/15] ARM: OMAP2+: AM33XX: Basic suspend resume support Vaibhav Bedia 2012-11-02 12:32 ` Vaibhav Bedia 2012-11-02 13:11 ` Bedia, Vaibhav 2012-11-02 13:11 ` Bedia, Vaibhav 2012-11-03 16:57 ` Santosh Shilimkar 2012-11-03 16:57 ` Santosh Shilimkar 2012-11-04 15:26 ` Bedia, Vaibhav [this message] 2012-11-04 15:26 ` Bedia, Vaibhav 2012-11-05 17:40 ` Kevin Hilman 2012-11-05 17:40 ` Kevin Hilman 2012-11-05 21:52 ` Santosh Shilimkar 2012-11-05 21:52 ` Santosh Shilimkar 2012-11-06 12:29 ` Bedia, Vaibhav 2012-11-06 12:29 ` Bedia, Vaibhav 2012-11-06 12:38 ` Santosh Shilimkar 2012-11-06 12:38 ` Santosh Shilimkar 2012-11-06 13:00 ` Bedia, Vaibhav 2012-11-06 13:00 ` Bedia, Vaibhav 2012-11-06 10:40 ` Bedia, Vaibhav 2012-11-06 10:40 ` Bedia, Vaibhav 2012-11-07 1:06 ` Kevin Hilman 2012-11-07 1:06 ` Kevin Hilman 2012-11-07 13:25 ` Bedia, Vaibhav 2012-11-07 13:25 ` Bedia, Vaibhav 2012-11-07 17:15 ` Kevin Hilman 2012-11-07 17:15 ` Kevin Hilman 2012-11-08 13:05 ` Bedia, Vaibhav 2012-11-08 13:05 ` Bedia, Vaibhav 2012-11-02 22:16 ` [RFC 00/15] Add basic suspend-resume support for AM33XX Daniel Mack 2012-11-02 22:16 ` Daniel Mack 2012-11-03 8:39 ` Bedia, Vaibhav 2012-11-03 8:39 ` Bedia, Vaibhav
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=B5906170F1614E41A8A28DE3B8D121433EBFFD4D@DBDE01.ent.ti.com \ --to=vaibhav.bedia@ti.com \ --cc=b-cousson@ti.com \ --cc=khilman@ti.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-omap@vger.kernel.org \ --cc=paul@pwsan.com \ --cc=santosh.shilimkar@ti.com \ --cc=tony@atomide.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.