* flush_cache_all API
[not found] <CAJ8eaTzrE_X4VvD8bUuMdV=ve_gnw4QBuTJF4h2jisLR1q5qUQ@mail.gmail.com>
@ 2011-07-11 7:21 ` naveen yadav
2011-07-11 7:45 ` loody
2011-07-11 9:50 ` Vladimir Murzin
0 siblings, 2 replies; 5+ messages in thread
From: naveen yadav @ 2011-07-11 7:21 UTC (permalink / raw)
To: kernelnewbies
Hi All,
I am using Multi-core ARM machine.
If I use flush_cache_all() API, will it flush only current CPU cache
?, or flush all cache's of all core's.
Thanks
^ permalink raw reply [flat|nested] 5+ messages in thread
* flush_cache_all API
2011-07-11 7:21 ` flush_cache_all API naveen yadav
@ 2011-07-11 7:45 ` loody
2011-07-11 9:50 ` Vladimir Murzin
1 sibling, 0 replies; 5+ messages in thread
From: loody @ 2011-07-11 7:45 UTC (permalink / raw)
To: kernelnewbies
hi:
2011/7/11 naveen yadav <yad.naveen@gmail.com>
> Hi All,
>
> I am using Multi-core ARM machine.
> If I use flush_cache_all() API, will it flush only current CPU cache
> ?, or flush all cache's of all core's.
>
> Thanks
>
>
how about asking this question to linux arm mailing list?
--
Regards,
-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://lists.kernelnewbies.org/pipermail/kernelnewbies/attachments/20110711/632bcce0/attachment.html
^ permalink raw reply [flat|nested] 5+ messages in thread
* flush_cache_all API
2011-07-11 7:21 ` flush_cache_all API naveen yadav
2011-07-11 7:45 ` loody
@ 2011-07-11 9:50 ` Vladimir Murzin
2011-07-13 8:50 ` Gang Lei (雷刚)
1 sibling, 1 reply; 5+ messages in thread
From: Vladimir Murzin @ 2011-07-11 9:50 UTC (permalink / raw)
To: kernelnewbies
On 7/11/11, naveen yadav <yad.naveen@gmail.com> wrote:
> Hi All,
>
> I am using Multi-core ARM machine.
> If I use flush_cache_all() API, will it flush only current CPU cache
> ?, or flush all cache's of all core's.
>
> Thanks
>
> _______________________________________________
> Kernelnewbies mailing list
> Kernelnewbies at kernelnewbies.org
> http://lists.kernelnewbies.org/mailman/listinfo/kernelnewbies
>
Hi!
I think, it doesn't matter as soon as SCU is involved.
^ permalink raw reply [flat|nested] 5+ messages in thread
* flush_cache_all API
2011-07-11 9:50 ` Vladimir Murzin
@ 2011-07-13 8:50 ` Gang Lei (雷刚)
2011-07-15 4:30 ` Vladimir Murzin
0 siblings, 1 reply; 5+ messages in thread
From: Gang Lei (雷刚) @ 2011-07-13 8:50 UTC (permalink / raw)
To: kernelnewbies
Hi :
The SCU can solve all the cache coherency problems?
From: kernelnewbies-bounces@kernelnewbies.org [mailto:kernelnewbies-bounces at kernelnewbies.org] On Behalf Of Vladimir Murzin
Sent: 2011?7?11? 17:51
To: naveen yadav
Cc: kernelnewbies at kernelnewbies.org
Subject: Re: flush_cache_all API
On 7/11/11, naveen yadav <yad.naveen@gmail.com> wrote:
> Hi All,
>
> I am using Multi-core ARM machine.
> If I use flush_cache_all() API, will it flush only current CPU cache
> ?, or flush all cache's of all core's.
>
> Thanks
>
> _______________________________________________
> Kernelnewbies mailing list
> Kernelnewbies at kernelnewbies.org
> http://lists.kernelnewbies.org/mailman/listinfo/kernelnewbies
>
Hi!
I think, it doesn't matter as soon as SCU is involved.
_______________________________________________
Kernelnewbies mailing list
Kernelnewbies at kernelnewbies.org
http://lists.kernelnewbies.org/mailman/listinfo/kernelnewbies
-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://lists.kernelnewbies.org/pipermail/kernelnewbies/attachments/20110713/f45be319/attachment.html
^ permalink raw reply [flat|nested] 5+ messages in thread
* flush_cache_all API
2011-07-13 8:50 ` Gang Lei (雷刚)
@ 2011-07-15 4:30 ` Vladimir Murzin
0 siblings, 0 replies; 5+ messages in thread
From: Vladimir Murzin @ 2011-07-15 4:30 UTC (permalink / raw)
To: kernelnewbies
On 7/13/11, Gang Lei (??) <gang.lei@mediatek.com> wrote:
> Hi :
>
> The SCU can solve all the cache coherency problems?
>
> ...
>From [1]:
The SCU functions are to:
* maintain data cache coherency between the Cortex-A9 processors
* initiate L2 AXI memory accesses
* arbitrate between Cortex-A9 processors requesting L2 accesses
* manage ACP accesses.
Note
* The Cortex-A9 SCU does not support hardware management of coherency
of the instruction cache.
[1] http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0407e/CDDEHDDG.html
^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2011-07-15 4:30 UTC | newest]
Thread overview: 5+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
[not found] <CAJ8eaTzrE_X4VvD8bUuMdV=ve_gnw4QBuTJF4h2jisLR1q5qUQ@mail.gmail.com>
2011-07-11 7:21 ` flush_cache_all API naveen yadav
2011-07-11 7:45 ` loody
2011-07-11 9:50 ` Vladimir Murzin
2011-07-13 8:50 ` Gang Lei (雷刚)
2011-07-15 4:30 ` Vladimir Murzin
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.