From: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
To: dmaengine@vger.kernel.org
Cc: Michal Simek <michal.simek@xilinx.com>,
Hyun Kwon <hyun.kwon@xilinx.com>,
Tejas Upadhyay <tejasu@xilinx.com>,
Satish Kumar Nagireddy <SATISHNA@xilinx.com>,
Vinod Koul <vkoul@kernel.org>
Subject: [PATCH v3 0/6] dma: Add Xilinx ZynqMP DPDMA driver
Date: Thu, 23 Jan 2020 04:29:33 +0200 [thread overview]
Message-ID: <20200123022939.9739-1-laurent.pinchart@ideasonboard.com> (raw)
Hello,
This patch series adds a new driver for the DPDMA engine found in the
Xilinx ZynqMP.
The previous version can be found at [1]. All review comments have been
taken into account. The most notable changes are
- Introduction of a new DMA transfer type that combines interleaved and
cyclic tranfers (patch 2/6, suggested by Vinod)
- Switch to virt-dma (including a drive-by lockdep addition to virt-dma
in patch 3/6)
- Removal of all non-interleaved, non-cyclic transfer types, as I have
currently no way to test them given how the IP core is integrated in
the hardware. Support for non-interleaved cyclic transfers may be
added later for audio.
The driver has been successfully tested with the ZynqMP DisplayPort
subsystem DRM driver.
Vinod, please let me know if you would like authorship of patch 2/6 to
be assigned to you, in which case I will need your SoB line.
[1] https://lore.kernel.org/dmaengine/20191107021400.16474-1-laurent.pinchart@ideasonboard.com/
Hyun Kwon (1):
dmaengine: xilinx: dpdma: Add the Xilinx DisplayPort DMA engine driver
Laurent Pinchart (5):
dt: bindings: dma: xilinx: dpdma: DT bindings for Xilinx DPDMA
dmaengine: Add interleaved cyclic transaction type
dmaengine: virt-dma: Use lockdep to check locking requirements
dmaengine: xilinx: dpdma: Add debugfs support
arm64: dts: zynqmp: Add DPDMA node
.../dma/xilinx/xlnx,zynqmp-dpdma.yaml | 68 +
MAINTAINERS | 9 +
arch/arm64/boot/dts/xilinx/zynqmp-clk.dtsi | 4 +
arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 10 +
drivers/dma/Kconfig | 10 +
drivers/dma/dmaengine.c | 8 +-
drivers/dma/virt-dma.c | 2 +
drivers/dma/virt-dma.h | 14 +
drivers/dma/xilinx/Makefile | 1 +
drivers/dma/xilinx/xilinx_dpdma.c | 1754 +++++++++++++++++
include/dt-bindings/dma/xlnx-zynqmp-dpdma.h | 16 +
include/linux/dmaengine.h | 18 +
12 files changed, 1913 insertions(+), 1 deletion(-)
create mode 100644 Documentation/devicetree/bindings/dma/xilinx/xlnx,zynqmp-dpdma.yaml
create mode 100644 drivers/dma/xilinx/xilinx_dpdma.c
create mode 100644 include/dt-bindings/dma/xlnx-zynqmp-dpdma.h
base-commit: d1eef1c619749b2a57e514a3fa67d9a516ffa919
--
Regards,
Laurent Pinchart
next reply other threads:[~2020-01-23 2:30 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-23 2:29 Laurent Pinchart [this message]
2020-01-23 2:29 ` [PATCH v3 1/6] dt: bindings: dma: xilinx: dpdma: DT bindings for Xilinx DPDMA Laurent Pinchart
2020-01-23 2:29 ` [PATCH v3 2/6] dmaengine: Add interleaved cyclic transaction type Laurent Pinchart
2020-01-23 8:03 ` Peter Ujfalusi
2020-01-23 8:43 ` Vinod Koul
2020-01-23 8:51 ` Peter Ujfalusi
2020-01-23 12:23 ` Laurent Pinchart
2020-01-24 6:10 ` Vinod Koul
2020-01-24 8:50 ` Laurent Pinchart
2020-02-10 14:06 ` Laurent Pinchart
2020-02-13 13:29 ` Vinod Koul
2020-02-13 13:48 ` Laurent Pinchart
2020-02-13 14:07 ` Vinod Koul
2020-02-13 14:15 ` Peter Ujfalusi
2020-02-13 16:52 ` Laurent Pinchart
2020-02-14 4:23 ` Vinod Koul
2020-02-14 16:22 ` Laurent Pinchart
2020-02-17 10:00 ` Peter Ujfalusi
2020-02-19 9:25 ` Vinod Koul
2020-02-26 16:30 ` Laurent Pinchart
2020-03-02 3:47 ` Vinod Koul
2020-03-02 7:37 ` Laurent Pinchart
2020-03-03 4:32 ` Vinod Koul
2020-03-03 19:22 ` Laurent Pinchart
2020-03-04 5:13 ` Vinod Koul
2020-03-04 8:01 ` Laurent Pinchart
2020-03-04 15:37 ` Vinod Koul
2020-03-04 16:00 ` Laurent Pinchart
2020-03-04 16:24 ` Vinod Koul
[not found] ` <20200311155248.GA4772@pendragon.ideasonboard.com>
2020-03-18 15:14 ` Laurent Pinchart
2020-03-25 16:00 ` Laurent Pinchart
2020-03-26 7:02 ` Vinod Koul
2020-04-08 17:00 ` Laurent Pinchart
2020-04-15 15:12 ` Laurent Pinchart
2020-03-06 14:49 ` Peter Ujfalusi
2020-03-11 23:15 ` Laurent Pinchart
2020-02-26 16:24 ` Laurent Pinchart
2020-03-02 3:42 ` Vinod Koul
2020-01-24 7:20 ` Peter Ujfalusi
2020-01-24 7:38 ` Peter Ujfalusi
2020-01-24 8:58 ` Laurent Pinchart
2020-01-24 8:56 ` Laurent Pinchart
2020-01-23 2:29 ` [PATCH v3 3/6] dmaengine: virt-dma: Use lockdep to check locking requirements Laurent Pinchart
2020-01-23 2:29 ` [PATCH v3 4/6] dmaengine: xilinx: dpdma: Add the Xilinx DisplayPort DMA engine driver Laurent Pinchart
2020-01-23 2:29 ` [PATCH v3 5/6] dmaengine: xilinx: dpdma: Add debugfs support Laurent Pinchart
2020-01-23 2:29 ` [PATCH v3 6/6] arm64: dts: zynqmp: Add DPDMA node Laurent Pinchart
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200123022939.9739-1-laurent.pinchart@ideasonboard.com \
--to=laurent.pinchart@ideasonboard.com \
--cc=SATISHNA@xilinx.com \
--cc=dmaengine@vger.kernel.org \
--cc=hyun.kwon@xilinx.com \
--cc=michal.simek@xilinx.com \
--cc=tejasu@xilinx.com \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).