From: Baruch Siach <baruch@tkos.co.il>
To: Bjorn Helgaas <helgaas@kernel.org>
Cc: Robert Marko <robert.marko@sartura.hr>,
Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>,
Bjorn Andersson <bjorn.andersson@linaro.org>,
Andy Gross <agross@kernel.org>,
Selvam Sathappan Periakaruppan <quic_speriaka@quicinc.com>,
Kathiravan T <quic_kathirav@quicinc.com>,
Bjorn Helgaas <bhelgaas@google.com>,
Rob Herring <robh+dt@kernel.org>,
Thierry Reding <thierry.reding@gmail.com>,
Jonathan Hunter <jonathanh@nvidia.com>,
Jingoo Han <jingoohan1@gmail.com>,
Gustavo Pimentel <gustavo.pimentel@synopsys.com>,
Bryan O'Donoghue <pure.logic@nexus-software.ie>,
linux-pci@vger.kernel.org,
linux-arm-msm <linux-arm-msm@vger.kernel.org>,
Linux ARM <linux-arm-kernel@lists.infradead.org>,
linux-tegra@vger.kernel.org,
Stanimir Varbanov <svarbanov@mm-sol.com>
Subject: Re: [PATCH v6 0/3] PCI: IPQ6018 platform support
Date: Thu, 09 Jun 2022 16:10:45 +0300 [thread overview]
Message-ID: <875yla55vg.fsf@tarshish> (raw)
In-Reply-To: <20220608202420.GA418223@bhelgaas>
Hi Bjorn,
[ Changed codeaurora.com addresses to their quicinc.com equivalents ]
On Wed, Jun 08 2022, Bjorn Helgaas wrote:
> [+cc Stanimir, beginning of thread at
> https://lore.kernel.org/r/cover.1644234441.git.baruch@tkos.co.il]
>
> On Tue, Jun 07, 2022 at 03:12:19PM +0200, Robert Marko wrote:
>> On Wed, May 11, 2022 at 4:03 PM Lorenzo Pieralisi
>> <lorenzo.pieralisi@arm.com> wrote:
>> >
>> > On Tue, Apr 12, 2022 at 05:12:59PM +0100, Lorenzo Pieralisi wrote:
>> > > On Mon, Feb 07, 2022 at 04:51:23PM +0200, Baruch Siach wrote:
>> > > > This series adds support for the single PCIe lane on IPQ6018 SoCs. The code is
>> > > > ported from downstream Codeaurora v5.4 kernel. The main difference from
>> > > > downstream code is the split of PCIe registers configuration from .init to
>> > > > .post_init, since it requires phy_power_on().
>> > > >
>> > > > Tested on IPQ6010 based hardware.
>> > > >
>> > > > Changes in v6:
>> > > >
>> > > > * Drop DT patch applied to the qcom tree
>> > > >
>> > > > * Normalize driver changes subject line
>> > > >
>> > > > * Add a preparatory patch to rename PCIE_CAP_LINK1_VAL to PCIE_CAP_SLOT_VAL,
>> > > > and define it using PCI_EXP_SLTCAP_* macros
>> > > >
>> > > > * Drop a vague comment about ASPM configuration
>> > > >
>> > > > * Add a comment about the source of delay periods
>> > > >
>> > > > Changes in v5:
>> > > >
>> > > > * Remove comments from qcom_pcie_init_2_9_0() (Bjorn Andersson)
>> > > >
>> > > > Changes in v4:
>> > > >
>> > > > * Drop applied DT bits
>> > > >
>> > > > * Add max-link-speed that was missing from the applied v2 patch
>> > > >
>> > > > * Rebase the driver on v5.16-rc3
>> > > >
>> > > > Changes in v3:
>> > > >
>> > > > * Drop applied patches
>> > > >
>> > > > * Rely on generic code for speed setup
>> > > >
>> > > > * Drop unused macros
>> > > >
>> > > > * Formatting fixes
>> > > >
>> > > > Changes in v2:
>> > > >
>> > > > * Add patch moving GEN3_RELATED macros to a common header
>> > > >
>> > > > * Drop ATU configuration from pcie-qcom
>> > > >
>> > > > * Remove local definition of common registers
>> > > >
>> > > > * Use bulk clk and reset APIs
>> > > >
>> > > > * Remove msi-parent from device-tree
>> > > >
>> > > > Baruch Siach (2):
>> > > > PCI: dwc: tegra: move GEN3_RELATED DBI register to common header
>> > > > PCI: qcom: Define slot capabilities using PCI_EXP_SLTCAP_*
>> > > >
>> > > > Selvam Sathappan Periakaruppan (1):
>> > > > PCI: qcom: Add IPQ60xx support
>> > > >
>> > > > drivers/pci/controller/dwc/pcie-designware.h | 7 +
>> > > > drivers/pci/controller/dwc/pcie-qcom.c | 155 ++++++++++++++++++-
>> > > > drivers/pci/controller/dwc/pcie-tegra194.c | 6 -
>> > > > 3 files changed, 160 insertions(+), 8 deletions(-)
>> > >
>> > > Hi Bjorn, Andy,
>> > >
>> > > any feedback on this series please ?
>> >
>> > Any feedback on these patches please ?
>>
>> Finally dug the CP01, and for me, it works, so:
>> Tested-by: Robert Marko <robert.marko@sartura.hr>
>
> This mainly affects pcie-qcom.c, so it looks like Stanimir should have
> been copied on this, but wasn't. Please include him on the next
> iteration.
I somehow missed the pcie-qcom.c standalone entry in MAINTAINERS because
the same file also appears on the general qcom entry. I'll add him on
v7. Hopefully that will improve the fortune of this series.
> This will also need to be updated to apply on v5.19-rc1:
>
> 03:21:47 ~/linux (next)$ git checkout -b wip/baruch-ipq6018-v6 v5.19-rc1
> Switched to a new branch 'wip/baruch-ipq6018-v6'
> 03:21:55 ~/linux (wip/baruch-ipq6018-v6)$ git am m/v6_20220207_baruch_pci_ipq6018_platform_support.mbx
> Applying: PCI: dwc: tegra: move GEN3_RELATED DBI register to common header
> Applying: PCI: qcom: Define slot capabilities using PCI_EXP_SLTCAP_*
> Applying: PCI: qcom: Add IPQ60xx support
> error: patch failed: drivers/pci/controller/dwc/pcie-qcom.c:1531
> error: drivers/pci/controller/dwc/pcie-qcom.c: patch does not apply
> Patch failed at 0003 PCI: qcom: Add IPQ60xx support
I'll rebase on v5.19-rc1.
baruch
--
~. .~ Tk Open Systems
=}------------------------------------------------ooO--U--Ooo------------{=
- baruch@tkos.co.il - tel: +972.52.368.4656, http://www.tkos.co.il -
prev parent reply other threads:[~2022-06-09 13:22 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-02-07 14:51 [PATCH v6 0/3] PCI: IPQ6018 platform support Baruch Siach
2022-02-07 14:51 ` [PATCH v6 1/3] PCI: dwc: tegra: move GEN3_RELATED DBI register to common header Baruch Siach
2022-02-07 14:51 ` [PATCH v6 2/3] PCI: qcom: Define slot capabilities using PCI_EXP_SLTCAP_* Baruch Siach
2022-06-08 23:00 ` Pali Rohár
2022-06-09 3:27 ` Baruch Siach
2022-06-09 8:47 ` Pali Rohár
2022-02-07 14:51 ` [PATCH v6 3/3] PCI: qcom: Add IPQ60xx support Baruch Siach
2022-02-11 16:06 ` [PATCH v6 0/3] PCI: IPQ6018 platform support Lorenzo Pieralisi
2022-03-15 13:04 ` Robert Marko
2022-03-15 13:20 ` Baruch Siach
2022-03-15 13:41 ` Robert Marko
2022-04-12 16:12 ` Lorenzo Pieralisi
2022-05-11 14:03 ` Lorenzo Pieralisi
2022-06-07 13:12 ` Robert Marko
2022-06-08 20:24 ` Bjorn Helgaas
2022-06-09 13:10 ` Baruch Siach [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=875yla55vg.fsf@tarshish \
--to=baruch@tkos.co.il \
--cc=agross@kernel.org \
--cc=bhelgaas@google.com \
--cc=bjorn.andersson@linaro.org \
--cc=gustavo.pimentel@synopsys.com \
--cc=helgaas@kernel.org \
--cc=jingoohan1@gmail.com \
--cc=jonathanh@nvidia.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=pure.logic@nexus-software.ie \
--cc=quic_kathirav@quicinc.com \
--cc=quic_speriaka@quicinc.com \
--cc=robert.marko@sartura.hr \
--cc=robh+dt@kernel.org \
--cc=svarbanov@mm-sol.com \
--cc=thierry.reding@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).