From: AngeloGioacchino Del Regno <angelogioacchino.delregno@somainline.org>
To: linux-arm-msm@vger.kernel.org
Cc: konrad.dybcio@somainline.org, marijn.suijten@somainline.org,
martin.botka@somainline.org, phone-devel@vger.kernel.org,
linux-kernel@vger.kernel.org, robh+dt@kernel.org,
rjw@rjwysocki.net, viresh.kumar@linaro.org, nks@flawful.org,
agross@kernel.org, bjorn.andersson@linaro.org,
daniel.lezcano@linaro.org, manivannan.sadhasivam@linaro.org,
devicetree@vger.kernel.org, linux-pm@vger.kernel.org,
AngeloGioacchino Del Regno
<angelogioacchino.delregno@somainline.org>
Subject: [PATCH v3 15/15] dt-bindings: cpufreq: qcom-hw: Add bindings for 8998
Date: Tue, 12 Jan 2021 19:20:52 +0100 [thread overview]
Message-ID: <20210112182052.481888-16-angelogioacchino.delregno@somainline.org> (raw)
In-Reply-To: <20210112182052.481888-1-angelogioacchino.delregno@somainline.org>
The OSM programming addition has been done under the
qcom,cpufreq-hw-8998 compatible name: specify the requirement
of two additional register spaces for this functionality.
This implementation, with the same compatible, has been
tested on MSM8998 and SDM630.
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@somainline.org>
---
.../bindings/cpufreq/cpufreq-qcom-hw.yaml | 66 +++++++++++++++----
1 file changed, 52 insertions(+), 14 deletions(-)
diff --git a/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.yaml b/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.yaml
index bc81b6203e27..17fd6a6cefb0 100644
--- a/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.yaml
+++ b/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.yaml
@@ -18,6 +18,10 @@ description: |
properties:
compatible:
oneOf:
+ - description: Non-secure v1 of CPUFREQ HW
+ items:
+ - const: qcom,cpufreq-hw-8998
+
- description: v1 of CPUFREQ HW
items:
- const: qcom,cpufreq-hw
@@ -28,21 +32,9 @@ properties:
- qcom,sm8250-cpufreq-epss
- const: qcom,cpufreq-epss
- reg:
- minItems: 2
- maxItems: 3
- items:
- - description: Frequency domain 0 register region
- - description: Frequency domain 1 register region
- - description: Frequency domain 2 register region
+ reg: {}
- reg-names:
- minItems: 2
- maxItems: 3
- items:
- - const: freq-domain0
- - const: freq-domain1
- - const: freq-domain2
+ reg-names: {}
clocks:
items:
@@ -57,6 +49,52 @@ properties:
'#freq-domain-cells':
const: 1
+if:
+ properties:
+ compatible:
+ contains:
+ const: qcom,cpufreq-hw-8998
+then:
+ properties:
+ reg:
+ minItems: 2
+ maxItems: 6
+ items:
+ - description: Frequency domain 0 register region
+ - description: Operating State Manager domain 0 register region
+ - description: Frequency domain 1 register region
+ - description: Operating State Manager domain 1 register region
+ - description: PLL ACD domain 0 register region (if ACD programming required)
+ - description: PLL ACD domain 1 register region (if ACD programming required)
+
+ reg-names:
+ minItems: 2
+ maxItems: 6
+ items:
+ - const: "osm-domain0"
+ - const: "freq-domain0"
+ - const: "osm-domain1"
+ - const: "freq-domain1"
+ - const: "osm-acd0"
+ - const: "osm-acd1"
+
+else:
+ properties:
+ reg:
+ minItems: 2
+ maxItems: 3
+ items:
+ - description: Frequency domain 0 register region
+ - description: Frequency domain 1 register region
+ - description: Frequency domain 2 register region
+ reg-names:
+ minItems: 2
+ maxItems: 3
+ items:
+ - const: "freq-domain0"
+ - const: "freq-domain1"
+ - const: "freq-domain2"
+
required:
- compatible
- reg
--
2.29.2
prev parent reply other threads:[~2021-01-12 18:24 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-12 18:20 [PATCH v3 00/15] Enable CPRh/3/4, CPU Scaling on various QCOM SoCs AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 01/15] cpuidle: qcom_spm: Detach state machine from main SPM handling AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 02/15] soc: qcom: spm: Implement support for SAWv4.1, SDM630/660 L2 AVS AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 03/15] soc: qcom: spm: Add compatible for MSM8998 SAWv4.1 L2 AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 04/15] cpufreq: blacklist SDM630/636/660 in cpufreq-dt-platdev AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 05/15] cpufreq: blacklist MSM8998 " AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 06/15] soc: qcom: cpr: Move common functions to new file AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 07/15] dt-bindings: avs: cpr: Convert binding to YAML schema AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 08/15] arm64: qcom: qcs404: Change CPR nvmem-names AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 09/15] soc: qcom: Add support for Core Power Reduction v3, v4 and Hardened AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 10/15] MAINTAINERS: Add entry for Qualcomm CPRv3/v4/Hardened driver AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 11/15] dt-bindings: soc: qcom: cpr3: Add bindings for CPR3 driver AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 12/15] dt-bindings: arm: cpus: Document 'qcom,freq-domain' property AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 13/15] dt-bindings: cpufreq: cpufreq-qcom-hw: Convert to YAML bindings AngeloGioacchino Del Regno
2021-01-12 18:20 ` [PATCH v3 14/15] cpufreq: qcom-hw: Implement CPRh aware OSM programming AngeloGioacchino Del Regno
2021-01-12 18:20 ` AngeloGioacchino Del Regno [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210112182052.481888-16-angelogioacchino.delregno@somainline.org \
--to=angelogioacchino.delregno@somainline.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@somainline.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=marijn.suijten@somainline.org \
--cc=martin.botka@somainline.org \
--cc=nks@flawful.org \
--cc=phone-devel@vger.kernel.org \
--cc=rjw@rjwysocki.net \
--cc=robh+dt@kernel.org \
--cc=viresh.kumar@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).