Re: [PATCH v7 04/16] dt-bindings: riscv: Add Andes interrupt controller compatible string

From: Conor Dooley <conor@kernel.org>
To: Atish Patra <atishp@atishpatra.org>
Cc: mark.rutland@arm.com, irogers@google.com, heiko@sntech.de,
	geert+renesas@glider.be, alexander.shishkin@linux.intel.com,
	linux-kernel@vger.kernel.org, conor.dooley@microchip.com,
	guoren@kernel.org, krzysztof.kozlowski+dt@linaro.org,
	linux-riscv@lists.infradead.org, will@kernel.org,
	linux-renesas-soc@vger.kernel.org, tim609@andestech.com,
	Yu Chien Peter Lin <peterlin@andestech.com>,
	samuel@sholland.org, anup@brainfault.org, dminus@andestech.com,
	magnus.damm@gmail.com, jernej.skrabec@gmail.com,
	peterz@infradead.org, wens@csie.org, mingo@redhat.com,
	jszhang@kernel.org, inochiama@outlook.com,
	linux-sunxi@lists.linux.dev, ajones@ventanamicro.com,
	devicetree@vger.kernel.org, conor+dt@kernel.org,
	aou@eecs.berkeley.edu, andre.przywara@arm.com,
	locus84@andestech.com, acme@kernel.org,
	prabhakar.mahadev-lad.rj@bp.renesas.com, robh+dt@kernel.org,
	paul.walmsley@sifive.com, namhyung@kernel.org,
	tglx@linutronix.de, linux-arm-kernel@lists.infradead.org,
	ycliang@andestech.com, n.shubin@yadro.com, rdunlap@infradead.org,
	chao.wei@sophgo.com, adrian.hunter@intel.com,
	linux-perf-users@vger.kernel.org, evan@rivosinc.com,
	palmer@dabbelt.com, jolsa@kernel.org, unicorn_wang@outlook.com,
	wefu@redhat.com
Subject: Re: [PATCH v7 04/16] dt-bindings: riscv: Add Andes interrupt controller compatible string
Date: Sat, 13 Jan 2024 00:19:02 +0000	[thread overview]
Message-ID: <20240113-sensuous-scraggly-dee35f3e213f@spud> (raw)
In-Reply-To: <CAOnJCUJ0fN5=+b4jDx+NPqUwgwGKuBNYt7d86dXYNyjzUYFAWQ@mail.gmail.com>

[-- Attachment #1.1: Type: text/plain, Size: 2675 bytes --]

On Fri, Jan 12, 2024 at 03:50:15PM -0800, Atish Patra wrote:
> On Tue, Jan 9, 2024 at 11:40 PM Yu Chien Peter Lin
> <peterlin@andestech.com> wrote:
> >
> > Add "andestech,cpu-intc" compatible string to indicate that
> > Andes specific local interrupt is supported on the core,
> > e.g. AX45MP cores have 3 types of non-standard local interrupt
> > which can be handled in supervisor mode:
> >
> 
> PATCH1 in this series renames everything from ANDESTECH to ANDES to be
> consistent.
> Here you are adding DT binding with "andestech". Is there any
> fundamental difference between these two to demand
> this change ?

This one is the vendor prefix and the company has been assigned
"andestech" and they're not getting a second one. The rename of the
variables is a bit gratuitous tbf.

Cheers,
Conor.

> FYI: I don't mind either way as I don't have skin in the game. Just
> something I noticed while reviewing the series.
> 
> > - Slave port ECC error interrupt
> > - Bus write transaction error interrupt
> > - Performance monitor overflow interrupt
> >
> > These interrupts are enabled/disabled via a custom register
> > SLIE instead of the standard interrupt enable register SIE.
> >
> > Signed-off-by: Yu Chien Peter Lin <peterlin@andestech.com>
> > Acked-by: Conor Dooley <conor.dooley@microchip.com>
> > Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
> > ---
> > Changes v1 -> v2:
> >   - New patch
> > Changes v2 -> v3:
> >   - Updated commit message
> >   - Fixed possible compatibles for Andes INTC
> > Changes v3 -> v4:
> >   - Add const entry instead of enum (Suggested by Conor)
> > Changes v4 -> v5:
> >   - Include Conor's Acked-by
> >   - Include Prabhakar's Reviewed-by
> > Changes v5 -> v6:
> >   - No change
> > Changes v6 -> v7:
> >   - No change
> > ---
> >  Documentation/devicetree/bindings/riscv/cpus.yaml | 6 +++++-
> >  1 file changed, 5 insertions(+), 1 deletion(-)
> >
> > diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml
> > index 23646b684ea2..33c2b620a59f 100644
> > --- a/Documentation/devicetree/bindings/riscv/cpus.yaml
> > +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml
> > @@ -101,7 +101,11 @@ properties:
> >          const: 1
> >
> >        compatible:
> > -        const: riscv,cpu-intc
> > +        oneOf:
> > +          - items:
> > +              - const: andestech,cpu-intc
> > +              - const: riscv,cpu-intc
> > +          - const: riscv,cpu-intc
> >
> >        interrupt-controller: true
> >
> > --
> > 2.34.1
> >
> 
> 
> -- 
> Regards,
> Atish

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]

[-- Attachment #2: Type: text/plain, Size: 161 bytes --]

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv