From: Conor Dooley <conor@kernel.org>
To: qemu-riscv@nongnu.org
Cc: conor@kernel.org, Conor Dooley <conor.dooley@microchip.com>,
Alistair Francis <Alistair.Francis@wdc.com>,
Bin Meng <bin.meng@windriver.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Weiwei Li <liwei1518@gmail.com>,
Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
Andrew Jones <ajones@ventanamicro.com>,
Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
qemu-devel@nongnu.org
Subject: [PATCH v3 0/2] riscv: support new isa extension detection devicetree properties
Date: Wed, 10 Jan 2024 10:25:35 +0000 [thread overview]
Message-ID: <20240110-mold-renovate-256db1b5c70e@spud> (raw)
From: Conor Dooley <conor.dooley@microchip.com>
Making it a series to keep the standalone change to riscv_isa_string()
that Drew reported separate.
Changes in v3:
- g_free() isa_extensions too
- use misa_mxl_max rather than the compile target for the base isa
- add a new patch changing riscv_isa_string() to do the same
- drop a null check that cannot be null
- rebased on top of Alistair's next branch
Changes in v2:
- use g_strdup() for multiletter extension string copying
- wrap stuff in #ifndef to prevent breaking the user mode build
- rename riscv_isa_set_props() -> riscv_isa_write_fdt()
CC: Alistair Francis <Alistair.Francis@wdc.com>
CC: Bin Meng <bin.meng@windriver.com>
CC: Palmer Dabbelt <palmer@dabbelt.com>
CC: Weiwei Li <liwei1518@gmail.com>
CC: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
CC: Andrew Jones <ajones@ventanamicro.com>
CC: Liu Zhiwei <zhiwei_liu@linux.alibaba.com>
CC: qemu-riscv@nongnu.org
CC: qemu-devel@nongnu.org
Conor Dooley (2):
target/riscv: use misa_mxl_max to populate isa string rather than
TARGET_LONG_BITS
target/riscv: support new isa extension detection devicetree
properties
hw/riscv/sifive_u.c | 7 ++----
hw/riscv/spike.c | 6 ++---
hw/riscv/virt.c | 6 ++---
target/riscv/cpu.c | 57 ++++++++++++++++++++++++++++++++++++++++++++-
target/riscv/cpu.h | 1 +
5 files changed, 63 insertions(+), 14 deletions(-)
--
2.39.2
next reply other threads:[~2024-01-10 10:27 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-01-10 10:25 Conor Dooley [this message]
2024-01-10 10:25 ` [PATCH v3 1/2] target/riscv: use misa_mxl_max to populate isa string rather than TARGET_LONG_BITS Conor Dooley
2024-01-10 11:37 ` Andrew Jones
2024-01-22 5:17 ` Alistair Francis
2024-01-10 10:25 ` [PATCH v3 2/2] target/riscv: support new isa extension detection devicetree properties Conor Dooley
2024-01-10 11:42 ` Andrew Jones
2024-01-22 5:19 ` Alistair Francis
2024-01-22 5:24 ` [PATCH v3 0/2] riscv: " Alistair Francis
2024-01-22 12:25 ` Conor Dooley
2024-01-23 5:50 ` Alistair Francis
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240110-mold-renovate-256db1b5c70e@spud \
--to=conor@kernel.org \
--cc=Alistair.Francis@wdc.com \
--cc=ajones@ventanamicro.com \
--cc=bin.meng@windriver.com \
--cc=conor.dooley@microchip.com \
--cc=dbarboza@ventanamicro.com \
--cc=liwei1518@gmail.com \
--cc=palmer@dabbelt.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=zhiwei_liu@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).