From: Philip Rakity <prakity@marvell.com> Cc: Arnd Bergmann <arnd@arndb.de>, Nicolas Pitre <nico@fluxnic.net>, Wolfram Sang <w.sang@pengutronix.de>, Chris Ball <cjb@laptop.org>, "linux-mmc@vger.kernel.org" <linux-mmc@vger.kernel.org>, Jun Nie <njun@marvell.com>, Raymond Wu <xywu@marvell.com>, Haojian Zhuang <haojian.zhuang@gmail.com>, Qiming Wu <wuqm@marvell.com>, Eric Miao <eric.y.miao@gmail.com>, linux-arm-kernel <linux-arm-kernel@lists.infradead.org>, Zhangfei Gao <zgao6@marvell.com> Subject: Re: [PATCH v4 2/5] mmc: support sdhci-pxav2.c Date: Mon, 13 Jun 2011 14:35:26 -0700 [thread overview] Message-ID: <0059AEB1-3536-4540-924A-A95C7F3AD21A@marvell.com> (raw) In-Reply-To: <1307526121-12059-3-git-send-email-zhangfei.gao@marvell.com> On Jun 8, 2011, at 2:41 AM, Zhangfei Gao wrote: > SDHCI driver for PXAV2 SoCs, such as pxa910, the driver based on sdhci-pltfm to handle resource etc. > > Signed-off-by: Zhangfei Gao <zhangfei.gao@marvell.com> > Signed-off-by: Jun Nie <njun@marvell.com> > Signed-off-by: Qiming Wu <wuqm@marvell.com> > --- > +++ b/drivers/mmc/host/sdhci-pxav2.c > + > +#define SD_FIFO_PARAM 0xe0 > +#define DIS_PAD_SD_CLK_GATE 0x0400 /* Turn on/off Dynamic SD Clock Gating */ > +#define CLK_GATE_ON 0x0200 /* Disable/enable Clock Gate */ > +#define CLK_GATE_CTL 0x0100 /* Clock Gate Control */ > +#define CLK_GATE_SETTING_BITS (DIS_PAD_SD_CLK_GATE | \ > + CLK_GATE_ON | CLK_GATE_CTL) > + > +#define SD_CLOCK_BURST_SIZE_SETUP 0xe6 > +#define SDCLK_SEL_SHIFT 8 > +#define SDCLK_SEL_MASK 0x3 > +#define SDCLK_DELAY_SHIFT 10 > +#define SDCLK_DELAY_MASK 0x3c > + > +#define SD_CE_ATA_2 0xea > +#define MMC_CARD 0x1000 > +#define MMC_WIDTH 0x0100 > + > +static void pxav2_set_private_registers(struct sdhci_host *host, u8 mask) > +{ > + struct platform_device *pdev = to_platform_device(mmc_dev(host->mmc)); > + struct sdhci_pxa_platdata *pdata = pdev->dev.platform_data; > + > + if (mask == SDHCI_RESET_ALL) { > + u16 tmp = 0; > + > + /* > + * tune timing of read data/command when crc error happen > + * no performance impact > + */ > + if (pdata->clk_delay_sel == 1) { > + tmp = readw(host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); > + > + tmp &= ~(SDCLK_DELAY_MASK << SDCLK_DELAY_SHIFT); > + tmp |= (pdata->clk_delay_cycles & SDCLK_DELAY_MASK) > + << SDCLK_DELAY_SHIFT; > + tmp &= ~(SDCLK_SEL_MASK << SDCLK_SEL_SHIFT); > + tmp |= (1 & SDCLK_SEL_MASK) << SDCLK_SEL_SHIFT; > + > + writew(tmp, host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); > + } There are 3 possible value for clk_delay_sel. 0 == do not use clk_delay_cycles 1 == use programmed clk_delay_cycles value (the code above) all other values use the sd_clk which was used to drive the output The code about only handles 2 of the 3 cases suggest (if (pdata->clk_delay_sel) { > + if (pdata->clk_delay_sel == 1) { > + tmp = readw(host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); > + > + tmp &= ~(SDCLK_DELAY_MASK << SDCLK_DELAY_SHIFT); > + tmp |= (pdata->clk_delay_cycles & SDCLK_DELAY_MASK) > + << SDCLK_DELAY_SHIFT; > + tmp &= ~(SDCLK_SEL_MASK << SDCLK_SEL_SHIFT); > + tmp |= 1 << SDCLK_SEL_SHIFT; > + > + writew(tmp, host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); > + } else { > + tmp = readw(host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); > + tmp &= ~(SDCLK_SEL_MASK << SDCLK_SEL_SHIFT); > + tmp |= 2 << SDCLK_SEL_SHIFT; > + writew(tmp, host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); } } Philip and Mark >
WARNING: multiple messages have this Message-ID (diff)
From: prakity@marvell.com (Philip Rakity) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v4 2/5] mmc: support sdhci-pxav2.c Date: Mon, 13 Jun 2011 14:35:26 -0700 [thread overview] Message-ID: <0059AEB1-3536-4540-924A-A95C7F3AD21A@marvell.com> (raw) In-Reply-To: <1307526121-12059-3-git-send-email-zhangfei.gao@marvell.com> On Jun 8, 2011, at 2:41 AM, Zhangfei Gao wrote: > SDHCI driver for PXAV2 SoCs, such as pxa910, the driver based on sdhci-pltfm to handle resource etc. > > Signed-off-by: Zhangfei Gao <zhangfei.gao@marvell.com> > Signed-off-by: Jun Nie <njun@marvell.com> > Signed-off-by: Qiming Wu <wuqm@marvell.com> > --- > +++ b/drivers/mmc/host/sdhci-pxav2.c > + > +#define SD_FIFO_PARAM 0xe0 > +#define DIS_PAD_SD_CLK_GATE 0x0400 /* Turn on/off Dynamic SD Clock Gating */ > +#define CLK_GATE_ON 0x0200 /* Disable/enable Clock Gate */ > +#define CLK_GATE_CTL 0x0100 /* Clock Gate Control */ > +#define CLK_GATE_SETTING_BITS (DIS_PAD_SD_CLK_GATE | \ > + CLK_GATE_ON | CLK_GATE_CTL) > + > +#define SD_CLOCK_BURST_SIZE_SETUP 0xe6 > +#define SDCLK_SEL_SHIFT 8 > +#define SDCLK_SEL_MASK 0x3 > +#define SDCLK_DELAY_SHIFT 10 > +#define SDCLK_DELAY_MASK 0x3c > + > +#define SD_CE_ATA_2 0xea > +#define MMC_CARD 0x1000 > +#define MMC_WIDTH 0x0100 > + > +static void pxav2_set_private_registers(struct sdhci_host *host, u8 mask) > +{ > + struct platform_device *pdev = to_platform_device(mmc_dev(host->mmc)); > + struct sdhci_pxa_platdata *pdata = pdev->dev.platform_data; > + > + if (mask == SDHCI_RESET_ALL) { > + u16 tmp = 0; > + > + /* > + * tune timing of read data/command when crc error happen > + * no performance impact > + */ > + if (pdata->clk_delay_sel == 1) { > + tmp = readw(host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); > + > + tmp &= ~(SDCLK_DELAY_MASK << SDCLK_DELAY_SHIFT); > + tmp |= (pdata->clk_delay_cycles & SDCLK_DELAY_MASK) > + << SDCLK_DELAY_SHIFT; > + tmp &= ~(SDCLK_SEL_MASK << SDCLK_SEL_SHIFT); > + tmp |= (1 & SDCLK_SEL_MASK) << SDCLK_SEL_SHIFT; > + > + writew(tmp, host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); > + } There are 3 possible value for clk_delay_sel. 0 == do not use clk_delay_cycles 1 == use programmed clk_delay_cycles value (the code above) all other values use the sd_clk which was used to drive the output The code about only handles 2 of the 3 cases suggest (if (pdata->clk_delay_sel) { > + if (pdata->clk_delay_sel == 1) { > + tmp = readw(host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); > + > + tmp &= ~(SDCLK_DELAY_MASK << SDCLK_DELAY_SHIFT); > + tmp |= (pdata->clk_delay_cycles & SDCLK_DELAY_MASK) > + << SDCLK_DELAY_SHIFT; > + tmp &= ~(SDCLK_SEL_MASK << SDCLK_SEL_SHIFT); > + tmp |= 1 << SDCLK_SEL_SHIFT; > + > + writew(tmp, host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); > + } else { > + tmp = readw(host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); > + tmp &= ~(SDCLK_SEL_MASK << SDCLK_SEL_SHIFT); > + tmp |= 2 << SDCLK_SEL_SHIFT; > + writew(tmp, host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); } } Philip and Mark >
next prev parent reply other threads:[~2011-06-13 21:35 UTC|newest] Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top 2011-06-08 9:41 [PATCH v4 0/5] Provide sdhci driver for mmp2 and pxa9xx Zhangfei Gao 2011-06-08 9:41 ` Zhangfei Gao 2011-06-08 9:41 ` [PATCH v4 1/5] mmc: support sdhci-pxav3.c Zhangfei Gao 2011-06-08 9:41 ` Zhangfei Gao 2011-06-08 9:41 ` [PATCH v4 2/5] mmc: support sdhci-pxav2.c Zhangfei Gao 2011-06-08 9:41 ` Zhangfei Gao 2011-06-13 21:35 ` Philip Rakity [this message] 2011-06-13 21:35 ` Philip Rakity 2011-06-14 6:07 ` zhangfei gao 2011-06-14 6:07 ` zhangfei gao 2011-06-14 15:00 ` Philip Rakity 2011-06-14 15:00 ` Philip Rakity 2011-06-08 9:41 ` [PATCH v4 3/5] ARM: mmp2: update mmp2 mmc resource Zhangfei Gao 2011-06-08 9:41 ` Zhangfei Gao 2011-06-08 9:42 ` [PATCH v4 4/5] mmc: delete obsolete sdhci-pxa.c Zhangfei Gao 2011-06-08 9:42 ` Zhangfei Gao 2011-06-08 9:42 ` [PATCH v4 5/5] ARM: mmp2: update mmp2_defconfig to support mmc Zhangfei Gao 2011-06-08 9:42 ` Zhangfei Gao 2011-06-08 12:53 ` Sachin Nikam 2011-06-08 12:53 ` Sachin Nikam 2011-06-08 15:00 ` Arnd Bergmann 2011-06-08 15:00 ` Arnd Bergmann 2011-06-09 4:36 ` Sachin Nikam 2011-06-09 4:36 ` Sachin Nikam 2011-06-19 3:16 ` [PATCH v4 0/5] Provide sdhci driver for mmp2 and pxa9xx Chris Ball
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=0059AEB1-3536-4540-924A-A95C7F3AD21A@marvell.com \ --to=prakity@marvell.com \ --cc=arnd@arndb.de \ --cc=cjb@laptop.org \ --cc=eric.y.miao@gmail.com \ --cc=haojian.zhuang@gmail.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-mmc@vger.kernel.org \ --cc=nico@fluxnic.net \ --cc=njun@marvell.com \ --cc=w.sang@pengutronix.de \ --cc=wuqm@marvell.com \ --cc=xywu@marvell.com \ --cc=zgao6@marvell.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.