From: Daniel Mack <zonque@gmail.com> To: netdev@vger.kernel.org Cc: davem@davemloft.net, ujhelyi.m@gmail.com, mugunthanvnm@ti.com, vaibhav.bedia@ti.com, d-gerlach@ti.com, linux-arm-kernel@lists.infradead.org, linux-omap@vger.kernel.org, devicetree@vger.kernel.org, Daniel Mack <zonque@gmail.com> Subject: [PATCH 0/4] cpsw: support for control module register Date: Thu, 22 Aug 2013 13:37:24 +0200 [thread overview] Message-ID: <1377171448-27924-1-git-send-email-zonque@gmail.com> (raw) In order to make the cpsw driver work in for example RMII mode with external clock the driver needs to learn about the control module register that is at least available on AM33xx SoCs. I'm not sure whether other chips have similar or compatible bits in such a register, hence I limited the code paths to that familiy only. This series is necessary to make the cpsw driver work after resume on my systems, because that control register is only written from the bootloader at startup, and its content is altered after resume, so it needs reprogramming. The first patch is actually just a cleanup to make the additional memory resource handling cleaner. Patches 1-3 are for the net tree and apply to net-next. Patch 4/4 is for the ARM/dts tree, but can be merged independently. Thanks, Daniel Daniel Mack (4): net: ethernet: cpsw: switch to devres allocations net: ethernet: cpsw: add optional third memory region for CONTROL module net: ethernet: cpsw: add support for hardware interface mode config ARM: dts: am33xx: add third memory region to cpsw block Documentation/devicetree/bindings/net/cpsw.txt | 7 +- arch/arm/boot/dts/am33xx.dtsi | 3 +- drivers/net/ethernet/ti/cpsw.c | 218 ++++++++++++++----------- include/linux/platform_data/cpsw.h | 1 + 4 files changed, 132 insertions(+), 97 deletions(-) -- 1.8.3.1
WARNING: multiple messages have this Message-ID (diff)
From: zonque@gmail.com (Daniel Mack) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 0/4] cpsw: support for control module register Date: Thu, 22 Aug 2013 13:37:24 +0200 [thread overview] Message-ID: <1377171448-27924-1-git-send-email-zonque@gmail.com> (raw) In order to make the cpsw driver work in for example RMII mode with external clock the driver needs to learn about the control module register that is at least available on AM33xx SoCs. I'm not sure whether other chips have similar or compatible bits in such a register, hence I limited the code paths to that familiy only. This series is necessary to make the cpsw driver work after resume on my systems, because that control register is only written from the bootloader at startup, and its content is altered after resume, so it needs reprogramming. The first patch is actually just a cleanup to make the additional memory resource handling cleaner. Patches 1-3 are for the net tree and apply to net-next. Patch 4/4 is for the ARM/dts tree, but can be merged independently. Thanks, Daniel Daniel Mack (4): net: ethernet: cpsw: switch to devres allocations net: ethernet: cpsw: add optional third memory region for CONTROL module net: ethernet: cpsw: add support for hardware interface mode config ARM: dts: am33xx: add third memory region to cpsw block Documentation/devicetree/bindings/net/cpsw.txt | 7 +- arch/arm/boot/dts/am33xx.dtsi | 3 +- drivers/net/ethernet/ti/cpsw.c | 218 ++++++++++++++----------- include/linux/platform_data/cpsw.h | 1 + 4 files changed, 132 insertions(+), 97 deletions(-) -- 1.8.3.1
next reply other threads:[~2013-08-22 11:37 UTC|newest] Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top 2013-08-22 11:37 Daniel Mack [this message] 2013-08-22 11:37 ` [PATCH 0/4] cpsw: support for control module register Daniel Mack 2013-08-22 11:37 ` [PATCH 1/4] net: ethernet: cpsw: switch to devres allocations Daniel Mack 2013-08-22 11:37 ` Daniel Mack 2013-08-22 11:37 ` [PATCH 2/4] net: ethernet: cpsw: add optional third memory region for CONTROL module Daniel Mack 2013-08-22 11:37 ` Daniel Mack 2013-08-22 18:12 ` Sergei Shtylyov 2013-08-22 18:12 ` Sergei Shtylyov 2013-08-22 18:37 ` Daniel Mack 2013-08-22 18:37 ` Daniel Mack 2013-08-22 11:37 ` [PATCH 3/4] net: ethernet: cpsw: add support for hardware interface mode config Daniel Mack 2013-08-22 11:37 ` Daniel Mack 2013-08-23 5:30 ` Sekhar Nori 2013-08-23 5:30 ` Sekhar Nori 2013-08-23 5:30 ` Sekhar Nori 2013-08-23 6:14 ` Mugunthan V N 2013-08-23 6:14 ` Mugunthan V N 2013-08-23 6:14 ` Mugunthan V N 2013-08-23 8:15 ` Daniel Mack 2013-08-23 8:15 ` Daniel Mack 2013-08-23 6:11 ` Mugunthan V N 2013-08-23 6:11 ` Mugunthan V N 2013-08-23 6:11 ` Mugunthan V N 2013-08-22 11:37 ` [PATCH 4/4] ARM: dts: am33xx: add third memory region to cpsw block Daniel Mack 2013-08-22 11:37 ` Daniel Mack 2013-08-23 3:02 ` [PATCH 0/4] cpsw: support for control module register David Miller 2013-08-23 3:02 ` David Miller
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1377171448-27924-1-git-send-email-zonque@gmail.com \ --to=zonque@gmail.com \ --cc=d-gerlach@ti.com \ --cc=davem@davemloft.net \ --cc=devicetree@vger.kernel.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-omap@vger.kernel.org \ --cc=mugunthanvnm@ti.com \ --cc=netdev@vger.kernel.org \ --cc=ujhelyi.m@gmail.com \ --cc=vaibhav.bedia@ti.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.