From: Chen-Yu Tsai <wens@csie.org> To: Maxime Ripard <maxime.ripard@free-electrons.com> Cc: Chen-Yu Tsai <wens@csie.org>, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com, Hans de Goede <hdegoede@redhat.com>, Marcus Cooper <codekipper@gmail.com> Subject: [PATCH 0/3] ARM: dts: sun6i: Enable cpufreq support for A31/A31s Date: Thu, 26 Mar 2015 05:04:46 +0800 [thread overview] Message-ID: <1427317489-708-1-git-send-email-wens@csie.org> (raw) Hi everyone, This series adds the DT parts of cpufreq support, clock references, thermal zones and OPPs, for sun6i. This is based on sunxi/for-next (6bcf44d5edfb). Required (sun4i-ts) driver support is already in v4.0-rc1. Patch 1 moves the ahb1 assigned-clocks reparenting properties from the dma controller node to the ahb1 clock node. This matches what we've done for sun5i and sun7i. The purpose of this is to clock ahb1 from a stable clock as soon as possible, to prevent hrtimer miscalculation/instability. Patch 2 adds the clock reference and OPPs for the cpu cluster. Patch 3 adds the thermal zones for CPU passive (cpufreq limiting) cooling. I've tested this on my Sinlinx SinA31s (not yet mainlined). The highest OPP matches the default CPU clock/voltage setting found in mainline u-boot. However the Mele I7 fex file specifies a slightly higher voltage for 1008 MHz. If the default setting is not stable enough for the Mele I7, it should be overridden in the board dts file. This series does not cover A31/A31s revision D, which seems to have lower voltage requirements. At the moment no one has seen them. Regards ChenYu Chen-Yu Tsai (3): ARM: dts: sun6i: Set PLL6 as parent to AHB1 clock in AHB1 clock node ARM: dts: sun6i: Add cpu clock reference and operating points to dtsi ARM: dts: sun6i: Add cpu thermal zones to dtsi arch/arm/boot/dts/sun6i-a31.dtsi | 59 ++++++++++++++++++++++++++++++++++++---- 1 file changed, 54 insertions(+), 5 deletions(-) -- 2.1.4
WARNING: multiple messages have this Message-ID (diff)
From: wens@csie.org (Chen-Yu Tsai) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 0/3] ARM: dts: sun6i: Enable cpufreq support for A31/A31s Date: Thu, 26 Mar 2015 05:04:46 +0800 [thread overview] Message-ID: <1427317489-708-1-git-send-email-wens@csie.org> (raw) Hi everyone, This series adds the DT parts of cpufreq support, clock references, thermal zones and OPPs, for sun6i. This is based on sunxi/for-next (6bcf44d5edfb). Required (sun4i-ts) driver support is already in v4.0-rc1. Patch 1 moves the ahb1 assigned-clocks reparenting properties from the dma controller node to the ahb1 clock node. This matches what we've done for sun5i and sun7i. The purpose of this is to clock ahb1 from a stable clock as soon as possible, to prevent hrtimer miscalculation/instability. Patch 2 adds the clock reference and OPPs for the cpu cluster. Patch 3 adds the thermal zones for CPU passive (cpufreq limiting) cooling. I've tested this on my Sinlinx SinA31s (not yet mainlined). The highest OPP matches the default CPU clock/voltage setting found in mainline u-boot. However the Mele I7 fex file specifies a slightly higher voltage for 1008 MHz. If the default setting is not stable enough for the Mele I7, it should be overridden in the board dts file. This series does not cover A31/A31s revision D, which seems to have lower voltage requirements. At the moment no one has seen them. Regards ChenYu Chen-Yu Tsai (3): ARM: dts: sun6i: Set PLL6 as parent to AHB1 clock in AHB1 clock node ARM: dts: sun6i: Add cpu clock reference and operating points to dtsi ARM: dts: sun6i: Add cpu thermal zones to dtsi arch/arm/boot/dts/sun6i-a31.dtsi | 59 ++++++++++++++++++++++++++++++++++++---- 1 file changed, 54 insertions(+), 5 deletions(-) -- 2.1.4
next reply other threads:[~2015-03-25 21:05 UTC|newest] Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top 2015-03-25 21:04 Chen-Yu Tsai [this message] 2015-03-25 21:04 ` [PATCH 0/3] ARM: dts: sun6i: Enable cpufreq support for A31/A31s Chen-Yu Tsai 2015-03-25 21:04 ` [PATCH 1/3] ARM: dts: sun6i: Set PLL6 as parent to AHB1 clock in AHB1 clock node Chen-Yu Tsai 2015-03-25 21:04 ` Chen-Yu Tsai 2015-03-25 21:04 ` [PATCH 2/3] ARM: dts: sun6i: Add cpu clock reference and operating points to dtsi Chen-Yu Tsai 2015-03-25 21:04 ` Chen-Yu Tsai 2015-03-25 21:04 ` [PATCH 3/3] ARM: dts: sun6i: Add cpu thermal zones " Chen-Yu Tsai 2015-03-25 21:04 ` Chen-Yu Tsai 2015-03-25 22:07 ` [PATCH 0/3] ARM: dts: sun6i: Enable cpufreq support for A31/A31s Maxime Ripard 2015-03-25 22:07 ` Maxime Ripard
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1427317489-708-1-git-send-email-wens@csie.org \ --to=wens@csie.org \ --cc=codekipper@gmail.com \ --cc=hdegoede@redhat.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-sunxi@googlegroups.com \ --cc=maxime.ripard@free-electrons.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.