From: "A.s. Dong" <aisheng.dong@nxp.com> To: "linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org> Cc: "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>, "linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org>, "sboyd@kernel.org" <sboyd@kernel.org>, "mturquette@baylibre.com" <mturquette@baylibre.com>, "shawnguo@kernel.org" <shawnguo@kernel.org>, Anson Huang <anson.huang@nxp.com>, Jacky Bai <ping.bai@nxp.com>, dl-linux-imx <linux-imx@nxp.com>, "A.s. Dong" <aisheng.dong@nxp.com> Subject: [PATCH RESEND V4 0/9] clk: add imx7ulp clk support Date: Sun, 21 Oct 2018 13:10:44 +0000 [thread overview] Message-ID: <1540127173-21346-1-git-send-email-aisheng.dong@nxp.com> (raw) This is a rebased version of below patch series against latest clk tree. [PATCH RESEND V3 0/9] clk: add imx7ulp clk support https://lkml.org/lkml/2018/3/16/310 It only updates the license to SPDX format as well as a minor fix of pllv4. This patch series intends to add imx7ulp clk support. i.MX7ULP Clock functions are under joint control of the System Clock Generation (SCG) modules, Peripheral Clock Control (PCC) modules, and Core Mode Controller (CMC)1 blocks The clocking scheme provides clear separation between M4 domain and A7 domain. Except for a few clock sources shared between two domains, such as the System Oscillator clock, the Slow IRC (SIRC), and and the Fast IRC clock (FIRCLK), clock sources and clock management are separated and contained within each domain. M4 clock management consists of SCG0, PCC0, PCC1, and CMC0 modules. A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules. Note: this series only adds A7 clock domain support as M4 clock domain will be handled by M4 seperately. Change Log: v3->v4: * update after changing scg and pcc into separete nodes according to Rob's suggestion v2->v3: * Patch 1 changed on: 1) split normal and gate ops 2) fix the possible racy Others no changes. v1->v2: * add enable/disable for the type of CLK_DIVIDER_ZERO_GATE dividers * use clk_hw apis to register clocks * use of_clk_add_hw_provider * split the clocks register process into two parts: early part for possible timers clocks registered by CLK_OF_DECLARE_DRIVER and the later part for the left normal peripheral clocks registered by a platform driver. Dong Aisheng (9): clk: clk-divider: add CLK_DIVIDER_ZERO_GATE clk support clk: fractional-divider: add CLK_FRAC_DIVIDER_ZERO_BASED flag support clk: imx: add pllv4 support clk: imx: add pfdv2 support clk: imx: add composite clk support dt-bindings: clock: add imx7ulp clock binding doc clk: imx: make mux parent strings const clk: imx: implement new clk_hw based APIs clk: imx: add imx7ulp clk driver .../devicetree/bindings/clock/imx7ulp-clock.txt | 87 +++++++++ drivers/clk/clk-divider.c | 152 +++++++++++++++ drivers/clk/clk-fractional-divider.c | 10 + drivers/clk/imx/Makefile | 6 +- drivers/clk/imx/clk-busy.c | 2 +- drivers/clk/imx/clk-composite.c | 85 +++++++++ drivers/clk/imx/clk-fixup-mux.c | 2 +- drivers/clk/imx/clk-imx7ulp.c | 209 +++++++++++++++++++++ drivers/clk/imx/clk-pfdv2.c | 201 ++++++++++++++++++++ drivers/clk/imx/clk-pllv4.c | 182 ++++++++++++++++++ drivers/clk/imx/clk.c | 22 +++ drivers/clk/imx/clk.h | 92 ++++++++- include/dt-bindings/clock/imx7ulp-clock.h | 109 +++++++++++ include/linux/clk-provider.h | 17 ++ 14 files changed, 1166 insertions(+), 10 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/imx7ulp-clock.txt create mode 100644 drivers/clk/imx/clk-composite.c create mode 100644 drivers/clk/imx/clk-imx7ulp.c create mode 100644 drivers/clk/imx/clk-pfdv2.c create mode 100644 drivers/clk/imx/clk-pllv4.c create mode 100644 include/dt-bindings/clock/imx7ulp-clock.h -- 2.7.4
WARNING: multiple messages have this Message-ID (diff)
From: aisheng.dong@nxp.com (A.s. Dong) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH RESEND V4 0/9] clk: add imx7ulp clk support Date: Sun, 21 Oct 2018 13:10:44 +0000 [thread overview] Message-ID: <1540127173-21346-1-git-send-email-aisheng.dong@nxp.com> (raw) This is a rebased version of below patch series against latest clk tree. [PATCH RESEND V3 0/9] clk: add imx7ulp clk support https://lkml.org/lkml/2018/3/16/310 It only updates the license to SPDX format as well as a minor fix of pllv4. This patch series intends to add imx7ulp clk support. i.MX7ULP Clock functions are under joint control of the System Clock Generation (SCG) modules, Peripheral Clock Control (PCC) modules, and Core Mode Controller (CMC)1 blocks The clocking scheme provides clear separation between M4 domain and A7 domain. Except for a few clock sources shared between two domains, such as the System Oscillator clock, the Slow IRC (SIRC), and and the Fast IRC clock (FIRCLK), clock sources and clock management are separated and contained within each domain. M4 clock management consists of SCG0, PCC0, PCC1, and CMC0 modules. A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules. Note: this series only adds A7 clock domain support as M4 clock domain will be handled by M4 seperately. Change Log: v3->v4: * update after changing scg and pcc into separete nodes according to Rob's suggestion v2->v3: * Patch 1 changed on: 1) split normal and gate ops 2) fix the possible racy Others no changes. v1->v2: * add enable/disable for the type of CLK_DIVIDER_ZERO_GATE dividers * use clk_hw apis to register clocks * use of_clk_add_hw_provider * split the clocks register process into two parts: early part for possible timers clocks registered by CLK_OF_DECLARE_DRIVER and the later part for the left normal peripheral clocks registered by a platform driver. Dong Aisheng (9): clk: clk-divider: add CLK_DIVIDER_ZERO_GATE clk support clk: fractional-divider: add CLK_FRAC_DIVIDER_ZERO_BASED flag support clk: imx: add pllv4 support clk: imx: add pfdv2 support clk: imx: add composite clk support dt-bindings: clock: add imx7ulp clock binding doc clk: imx: make mux parent strings const clk: imx: implement new clk_hw based APIs clk: imx: add imx7ulp clk driver .../devicetree/bindings/clock/imx7ulp-clock.txt | 87 +++++++++ drivers/clk/clk-divider.c | 152 +++++++++++++++ drivers/clk/clk-fractional-divider.c | 10 + drivers/clk/imx/Makefile | 6 +- drivers/clk/imx/clk-busy.c | 2 +- drivers/clk/imx/clk-composite.c | 85 +++++++++ drivers/clk/imx/clk-fixup-mux.c | 2 +- drivers/clk/imx/clk-imx7ulp.c | 209 +++++++++++++++++++++ drivers/clk/imx/clk-pfdv2.c | 201 ++++++++++++++++++++ drivers/clk/imx/clk-pllv4.c | 182 ++++++++++++++++++ drivers/clk/imx/clk.c | 22 +++ drivers/clk/imx/clk.h | 92 ++++++++- include/dt-bindings/clock/imx7ulp-clock.h | 109 +++++++++++ include/linux/clk-provider.h | 17 ++ 14 files changed, 1166 insertions(+), 10 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/imx7ulp-clock.txt create mode 100644 drivers/clk/imx/clk-composite.c create mode 100644 drivers/clk/imx/clk-imx7ulp.c create mode 100644 drivers/clk/imx/clk-pfdv2.c create mode 100644 drivers/clk/imx/clk-pllv4.c create mode 100644 include/dt-bindings/clock/imx7ulp-clock.h -- 2.7.4
next reply other threads:[~2018-10-21 13:10 UTC|newest] Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-10-21 13:10 A.s. Dong [this message] 2018-10-21 13:10 ` [PATCH RESEND V4 0/9] clk: add imx7ulp clk support A.s. Dong 2018-10-21 13:10 ` [PATCH RESEND V4 1/9] clk: clk-divider: add CLK_DIVIDER_ZERO_GATE " A.s. Dong 2018-10-21 13:10 ` A.s. Dong 2018-11-05 0:59 ` Michael Turquette 2018-11-05 0:59 ` Michael Turquette 2018-11-13 2:16 ` A.s. Dong 2018-11-13 2:16 ` A.s. Dong 2018-10-21 13:10 ` [PATCH RESEND V4 2/9] clk: fractional-divider: add CLK_FRAC_DIVIDER_ZERO_BASED flag support A.s. Dong 2018-10-21 13:10 ` A.s. Dong 2018-10-21 13:10 ` [PATCH RESEND V4 3/9] clk: imx: add pllv4 support A.s. Dong 2018-10-21 13:10 ` A.s. Dong 2018-10-21 13:11 ` [PATCH RESEND V4 4/9] clk: imx: add pfdv2 support A.s. Dong 2018-10-21 13:11 ` A.s. Dong 2018-10-21 13:11 ` [PATCH RESEND V4 5/9] clk: imx: add composite clk support A.s. Dong 2018-10-21 13:11 ` A.s. Dong 2018-10-21 13:11 ` [PATCH RESEND V4 6/9] dt-bindings: clock: add imx7ulp clock binding doc A.s. Dong 2018-10-21 13:11 ` A.s. Dong 2018-10-21 13:11 ` A.s. Dong 2018-10-22 22:16 ` Rob Herring 2018-10-22 22:16 ` Rob Herring 2018-10-22 22:16 ` Rob Herring 2018-10-23 2:09 ` A.s. Dong 2018-10-23 2:09 ` A.s. Dong 2018-10-23 2:09 ` A.s. Dong 2018-10-21 13:11 ` [PATCH RESEND V4 7/9] clk: imx: make mux parent strings const A.s. Dong 2018-10-21 13:11 ` A.s. Dong 2018-10-21 13:11 ` [PATCH RESEND V4 8/9] clk: imx: implement new clk_hw based APIs A.s. Dong 2018-10-21 13:11 ` A.s. Dong 2018-10-21 13:11 ` [PATCH RESEND V4 9/9] clk: imx: add imx7ulp clk driver A.s. Dong 2018-10-21 13:11 ` A.s. Dong 2018-10-21 13:15 ` [PATCH RESEND V4 0/9] clk: add imx7ulp clk support A.s. Dong 2018-10-21 13:15 ` A.s. Dong 2018-11-06 15:30 ` A.s. Dong 2018-11-06 15:30 ` A.s. Dong 2018-11-06 15:34 ` Leonard Crestez 2018-11-06 15:34 ` Leonard Crestez 2018-11-07 3:00 ` A.s. Dong 2018-11-07 3:00 ` A.s. Dong -- strict thread matches above, loose matches on Subject: below -- 2018-05-25 7:51 Dong Aisheng 2018-05-25 7:51 ` Dong Aisheng
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1540127173-21346-1-git-send-email-aisheng.dong@nxp.com \ --to=aisheng.dong@nxp.com \ --cc=anson.huang@nxp.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-imx@nxp.com \ --cc=linux-kernel@vger.kernel.org \ --cc=mturquette@baylibre.com \ --cc=ping.bai@nxp.com \ --cc=sboyd@kernel.org \ --cc=shawnguo@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.