From: Shawn Lin <shawn.lin@rock-chips.com>
To: Heiko Stuebner <heiko@sntech.de>,
Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>,
Rob Herring <robh+dt@kernel.org>,
Kishon Vijay Abraham I <kishon@ti.com>,
Bjorn Helgaas <bhelgaas@google.com>
Cc: Jingoo Han <jingoohan1@gmail.com>,
linux-pci@vger.kernel.org, devicetree@vger.kernel.org,
William Wu <william.wu@rock-chips.com>,
Simon Xue <xxm@rock-chips.com>,
linux-rockchip@lists.infradead.org,
Shawn Lin <shawn.lin@rock-chips.com>
Subject: [PATCH 0/6] Add Rockchip new PCIe controller and combo phy support
Date: Tue, 14 Jan 2020 15:22:54 +0800 [thread overview]
Message-ID: <1578986580-71974-1-git-send-email-shawn.lin@rock-chips.com> (raw)
Rockchip's new PCIe controller is based on DesignWare IP and the
combo phy is shard by PCIe and USB3.0 controller. This series adds
both of controller and phy drivers found on Rockchip RV1808 platform.
Shawn Lin (3):
dt-bindings: add binding for Rockchip combo phy using an Innosilicon
IP
PCI: dwc: Skip allocating own MSI domain if using external MSI domain
MAINTAINERS: Update PCIe drivers for Rockchip
Simon Xue (2):
dt-bindings: rockchip: Add DesignWare based PCIe controller
PCI: rockchip: add DesignWare based PCIe controller
William Wu (1):
phy/rockchip: inno-combophy: Add initial support
.../devicetree/bindings/pci/rockchip-dw-pcie.yaml | 132 +++
.../bindings/phy/rockchip,inno-combophy.yaml | 84 ++
MAINTAINERS | 4 +-
drivers/pci/controller/dwc/Kconfig | 9 +
drivers/pci/controller/dwc/Makefile | 1 +
drivers/pci/controller/dwc/pcie-designware-host.c | 10 +-
drivers/pci/controller/dwc/pcie-designware.h | 1 +
drivers/pci/controller/dwc/pcie-dw-rockchip.c | 441 ++++++++
drivers/phy/rockchip/Kconfig | 8 +
drivers/phy/rockchip/Makefile | 1 +
drivers/phy/rockchip/phy-rockchip-inno-combphy.c | 1056 ++++++++++++++++++++
11 files changed, 1745 insertions(+), 2 deletions(-)
create mode 100644 Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml
create mode 100644 Documentation/devicetree/bindings/phy/rockchip,inno-combophy.yaml
create mode 100644 drivers/pci/controller/dwc/pcie-dw-rockchip.c
create mode 100644 drivers/phy/rockchip/phy-rockchip-inno-combphy.c
--
1.9.1
WARNING: multiple messages have this Message-ID (diff)
From: Shawn Lin <shawn.lin-TNX95d0MmH7DzftRWevZcw@public.gmane.org>
To: Heiko Stuebner <heiko-4mtYJXux2i+zQB+pC5nmwQ@public.gmane.org>,
Lorenzo Pieralisi
<lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>,
Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>,
Kishon Vijay Abraham I <kishon-l0cyMroinI0@public.gmane.org>,
Bjorn Helgaas <bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org>
Cc: devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
Simon Xue <xxm-TNX95d0MmH7DzftRWevZcw@public.gmane.org>,
Jingoo Han <jingoohan1-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
Shawn Lin <shawn.lin-TNX95d0MmH7DzftRWevZcw@public.gmane.org>,
linux-rockchip-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
William Wu <william.wu-TNX95d0MmH7DzftRWevZcw@public.gmane.org>
Subject: [PATCH 0/6] Add Rockchip new PCIe controller and combo phy support
Date: Tue, 14 Jan 2020 15:22:54 +0800 [thread overview]
Message-ID: <1578986580-71974-1-git-send-email-shawn.lin@rock-chips.com> (raw)
Rockchip's new PCIe controller is based on DesignWare IP and the
combo phy is shard by PCIe and USB3.0 controller. This series adds
both of controller and phy drivers found on Rockchip RV1808 platform.
Shawn Lin (3):
dt-bindings: add binding for Rockchip combo phy using an Innosilicon
IP
PCI: dwc: Skip allocating own MSI domain if using external MSI domain
MAINTAINERS: Update PCIe drivers for Rockchip
Simon Xue (2):
dt-bindings: rockchip: Add DesignWare based PCIe controller
PCI: rockchip: add DesignWare based PCIe controller
William Wu (1):
phy/rockchip: inno-combophy: Add initial support
.../devicetree/bindings/pci/rockchip-dw-pcie.yaml | 132 +++
.../bindings/phy/rockchip,inno-combophy.yaml | 84 ++
MAINTAINERS | 4 +-
drivers/pci/controller/dwc/Kconfig | 9 +
drivers/pci/controller/dwc/Makefile | 1 +
drivers/pci/controller/dwc/pcie-designware-host.c | 10 +-
drivers/pci/controller/dwc/pcie-designware.h | 1 +
drivers/pci/controller/dwc/pcie-dw-rockchip.c | 441 ++++++++
drivers/phy/rockchip/Kconfig | 8 +
drivers/phy/rockchip/Makefile | 1 +
drivers/phy/rockchip/phy-rockchip-inno-combphy.c | 1056 ++++++++++++++++++++
11 files changed, 1745 insertions(+), 2 deletions(-)
create mode 100644 Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml
create mode 100644 Documentation/devicetree/bindings/phy/rockchip,inno-combophy.yaml
create mode 100644 drivers/pci/controller/dwc/pcie-dw-rockchip.c
create mode 100644 drivers/phy/rockchip/phy-rockchip-inno-combphy.c
--
1.9.1
next reply other threads:[~2020-01-14 7:23 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-14 7:22 Shawn Lin [this message]
2020-01-14 7:22 ` [PATCH 0/6] Add Rockchip new PCIe controller and combo phy support Shawn Lin
2020-01-14 7:22 ` [PATCH 1/6] dt-bindings: add binding for Rockchip combo phy using an Innosilicon IP Shawn Lin
2020-01-14 7:22 ` Shawn Lin
2020-01-14 23:43 ` Rob Herring
2020-01-14 23:43 ` Rob Herring
2020-01-16 0:03 ` [PATCH 1/6] dt-bindings: add binding for Rockchip combo phy using an Innosilicon IP【请注意，邮件由linux-rockchip-bounces+shawn.lin=rock-chips.com@lists.infradead.org代发】 Shawn Lin
2020-01-16 0:03 ` Shawn Lin
2020-01-14 7:22 ` [PATCH 2/6] phy/rockchip: inno-combophy: Add initial support Shawn Lin
2020-01-14 7:22 ` Shawn Lin
2020-01-14 7:22 ` [PATCH 3/6] PCI: dwc: Skip allocating own MSI domain if using external MSI domain Shawn Lin
2020-01-14 7:22 ` Shawn Lin
2020-01-14 7:22 ` [PATCH 4/6] dt-bindings: rockchip: Add DesignWare based PCIe controller Shawn Lin
2020-01-14 7:22 ` Shawn Lin
2020-01-15 0:05 ` Rob Herring
2020-01-14 7:25 ` [PATCH 5/6] PCI: rockchip: add " Shawn Lin
2020-01-14 7:25 ` Shawn Lin
2020-01-15 17:24 ` Bjorn Helgaas
2020-01-16 0:14 ` Shawn Lin
2020-01-16 0:14 ` Shawn Lin
2020-01-16 21:36 ` Jingoo Han
2020-01-16 21:36 ` Jingoo Han
2020-01-18 16:36 ` Francesco Lavra
2020-01-18 16:36 ` Francesco Lavra
2020-01-20 0:55 ` Shawn Lin
2020-01-20 0:55 ` Shawn Lin
2020-01-14 7:25 ` [PATCH 6/6] MAINTAINERS: Update PCIe drivers for Rockchip Shawn Lin
2020-01-14 7:25 ` Shawn Lin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1578986580-71974-1-git-send-email-shawn.lin@rock-chips.com \
--to=shawn.lin@rock-chips.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=heiko@sntech.de \
--cc=jingoohan1@gmail.com \
--cc=kishon@ti.com \
--cc=linux-pci@vger.kernel.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=robh+dt@kernel.org \
--cc=william.wu@rock-chips.com \
--cc=xxm@rock-chips.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.