All of lore.kernel.org
 help / color / mirror / Atom feed
From: Patchwork <patchwork@emeril.freedesktop.org>
To: "Karthik B S" <karthik.b.s@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Asynchronous flip implementation for i915 (rev8)
Date: Mon, 14 Sep 2020 11:22:05 -0000	[thread overview]
Message-ID: <160008252546.5912.17425263509305523857@emeril.freedesktop.org> (raw)
In-Reply-To: <20200914055633.21109-1-karthik.b.s@intel.com>

== Series Details ==

Series: Asynchronous flip implementation for i915 (rev8)
URL   : https://patchwork.freedesktop.org/series/74386/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
41e215a678e3 drm/i915: Add enable/disable flip done and flip done handler
6cbc7da6e9d7 drm/i915: Add support for async flips in I915
dd3af66e26c3 drm/i915: Add checks specific to async flips
42a5bdc0f23e drm/i915: Do not call drm_crtc_arm_vblank_event in async flips
bd90b9b59356 drm/i915: Add dedicated plane hook for async flip case
f034c8bbe82e drm/i915: WA for platforms with double buffered adress update enable bit
-:4: WARNING:TYPO_SPELLING: 'adress' may be misspelled - perhaps 'address'?
#4: 
Subject: [PATCH] drm/i915: WA for platforms with double buffered adress update

total: 0 errors, 1 warnings, 0 checks, 56 lines checked
91a266c111fe Documentation/gpu: Add asynchronous flip documentation for i915
7e2163c101ad drm/i915: Enable async flips in i915


_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  parent reply	other threads:[~2020-09-14 11:22 UTC|newest]

Thread overview: 52+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-09-14  5:56 [PATCH v8 0/8] Asynchronous flip implementation for i915 Karthik B S
2020-09-14  5:56 ` [Intel-gfx] " Karthik B S
2020-09-14  5:56 ` [PATCH v8 1/8] drm/i915: Add enable/disable flip done and flip done handler Karthik B S
2020-09-14  5:56   ` [Intel-gfx] " Karthik B S
2020-09-15 13:47   ` Ville Syrjälä
2020-09-15 13:47     ` [Intel-gfx] " Ville Syrjälä
2020-09-16 12:36     ` Karthik B S
2020-09-16 12:36       ` [Intel-gfx] " Karthik B S
2020-09-14  5:56 ` [PATCH v8 2/8] drm/i915: Add support for async flips in I915 Karthik B S
2020-09-14  5:56   ` [Intel-gfx] " Karthik B S
2020-09-15 13:48   ` Ville Syrjälä
2020-09-15 13:48     ` [Intel-gfx] " Ville Syrjälä
2020-09-16 12:38     ` Karthik B S
2020-09-16 12:38       ` [Intel-gfx] " Karthik B S
2020-09-14  5:56 ` [PATCH v8 3/8] drm/i915: Add checks specific to async flips Karthik B S
2020-09-14  5:56   ` [Intel-gfx] " Karthik B S
2020-09-15 14:03   ` Ville Syrjälä
2020-09-15 14:03     ` [Intel-gfx] " Ville Syrjälä
2020-09-16 12:44     ` Karthik B S
2020-09-16 12:44       ` [Intel-gfx] " Karthik B S
2020-09-14  5:56 ` [PATCH v8 4/8] drm/i915: Do not call drm_crtc_arm_vblank_event in " Karthik B S
2020-09-14  5:56   ` [Intel-gfx] " Karthik B S
2020-09-15 14:07   ` Ville Syrjälä
2020-09-15 14:07     ` [Intel-gfx] " Ville Syrjälä
2020-09-16 12:46     ` Karthik B S
2020-09-16 12:46       ` [Intel-gfx] " Karthik B S
2020-09-14  5:56 ` [PATCH v8 5/8] drm/i915: Add dedicated plane hook for async flip case Karthik B S
2020-09-14  5:56   ` [Intel-gfx] " Karthik B S
2020-09-15 14:10   ` Ville Syrjälä
2020-09-15 14:10     ` [Intel-gfx] " Ville Syrjälä
2020-09-16 12:48     ` Karthik B S
2020-09-16 12:48       ` [Intel-gfx] " Karthik B S
2020-09-15 14:41   ` Ville Syrjälä
2020-09-15 14:41     ` [Intel-gfx] " Ville Syrjälä
2020-09-16 13:00     ` Karthik B S
2020-09-16 13:00       ` [Intel-gfx] " Karthik B S
2020-09-16 15:52       ` Karthik B S
2020-09-16 15:52         ` [Intel-gfx] " Karthik B S
2020-09-14  5:56 ` [PATCH v8 6/8] drm/i915: WA for platforms with double buffered adress update enable bit Karthik B S
2020-09-14  5:56   ` [Intel-gfx] " Karthik B S
2020-09-15 14:19   ` Ville Syrjälä
2020-09-15 14:19     ` [Intel-gfx] " Ville Syrjälä
2020-09-16 12:54     ` Karthik B S
2020-09-16 12:54       ` [Intel-gfx] " Karthik B S
2020-09-14  5:56 ` [PATCH v8 7/8] Documentation/gpu: Add asynchronous flip documentation for i915 Karthik B S
2020-09-14  5:56   ` [Intel-gfx] " Karthik B S
2020-09-14  5:56 ` [PATCH v8 8/8] drm/i915: Enable async flips in i915 Karthik B S
2020-09-14  5:56   ` [Intel-gfx] " Karthik B S
2020-09-14 11:22 ` Patchwork [this message]
2020-09-14 11:23 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for Asynchronous flip implementation for i915 (rev8) Patchwork
2020-09-14 11:45 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-09-14 13:12 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=160008252546.5912.17425263509305523857@emeril.freedesktop.org \
    --to=patchwork@emeril.freedesktop.org \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=karthik.b.s@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.