From: Will Deacon <will@kernel.org>
To: Robin Murphy <robin.murphy@arm.com>,
Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>,
Rob Clark <robdclark@gmail.com>,
Jordan Crouse <jcrouse@codeaurora.org>,
Joerg Roedel <joro@8bytes.org>
Cc: catalin.marinas@arm.com, kernel-team@android.com,
Will Deacon <will@kernel.org>,
Kristian H Kristensen <hoegsberg@google.com>,
iommu@lists.linux-foundation.org,
dri-devel@lists.freedesktop.org, linux-arm-msm@vger.kernel.org,
Akhil P Oommen <akhilpo@codeaurora.org>,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, freedreno@lists.freedesktop.org
Subject: Re: [PATCHv10 0/9] System Cache support for GPU and required SMMU support
Date: Wed, 25 Nov 2020 14:05:20 +0000 [thread overview]
Message-ID: <160630795189.1943614.1845602767779998183.b4-ty@kernel.org> (raw)
In-Reply-To: <cover.1606287059.git.saiprakash.ranjan@codeaurora.org>
On Wed, 25 Nov 2020 12:30:09 +0530, Sai Prakash Ranjan wrote:
> Some hardware variants contain a system cache or the last level
> cache(llc). This cache is typically a large block which is shared
> by multiple clients on the SOC. GPU uses the system cache to cache
> both the GPU data buffers(like textures) as well the SMMU pagetables.
> This helps with improved render performance as well as lower power
> consumption by reducing the bus traffic to the system memory.
>
> [...]
Applied first two patches on a shared branch for Rob:
arm64 (for-next/iommu/io-pgtable-domain-attr), thanks!
[1/9] iommu/io-pgtable: Add a domain attribute for pagetable configuration
https://git.kernel.org/arm64/c/a7656ecf825a
[2/9] iommu/io-pgtable-arm: Add support to use system cache
https://git.kernel.org/arm64/c/e67890c97944
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
WARNING: multiple messages have this Message-ID (diff)
From: Will Deacon <will@kernel.org>
To: Robin Murphy <robin.murphy@arm.com>,
Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>,
Rob Clark <robdclark@gmail.com>,
Jordan Crouse <jcrouse@codeaurora.org>,
Joerg Roedel <joro@8bytes.org>
Cc: freedreno@lists.freedesktop.org, Will Deacon <will@kernel.org>,
catalin.marinas@arm.com, Akhil P Oommen <akhilpo@codeaurora.org>,
dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org,
iommu@lists.linux-foundation.org,
Kristian H Kristensen <hoegsberg@google.com>,
linux-arm-msm@vger.kernel.org, kernel-team@android.com,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCHv10 0/9] System Cache support for GPU and required SMMU support
Date: Wed, 25 Nov 2020 14:05:20 +0000 [thread overview]
Message-ID: <160630795189.1943614.1845602767779998183.b4-ty@kernel.org> (raw)
In-Reply-To: <cover.1606287059.git.saiprakash.ranjan@codeaurora.org>
On Wed, 25 Nov 2020 12:30:09 +0530, Sai Prakash Ranjan wrote:
> Some hardware variants contain a system cache or the last level
> cache(llc). This cache is typically a large block which is shared
> by multiple clients on the SOC. GPU uses the system cache to cache
> both the GPU data buffers(like textures) as well the SMMU pagetables.
> This helps with improved render performance as well as lower power
> consumption by reducing the bus traffic to the system memory.
>
> [...]
Applied first two patches on a shared branch for Rob:
arm64 (for-next/iommu/io-pgtable-domain-attr), thanks!
[1/9] iommu/io-pgtable: Add a domain attribute for pagetable configuration
https://git.kernel.org/arm64/c/a7656ecf825a
[2/9] iommu/io-pgtable-arm: Add support to use system cache
https://git.kernel.org/arm64/c/e67890c97944
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
_______________________________________________
iommu mailing list
iommu@lists.linux-foundation.org
https://lists.linuxfoundation.org/mailman/listinfo/iommu
WARNING: multiple messages have this Message-ID (diff)
From: Will Deacon <will@kernel.org>
To: Robin Murphy <robin.murphy@arm.com>,
Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>,
Rob Clark <robdclark@gmail.com>,
Jordan Crouse <jcrouse@codeaurora.org>,
Joerg Roedel <joro@8bytes.org>
Cc: freedreno@lists.freedesktop.org, Will Deacon <will@kernel.org>,
catalin.marinas@arm.com, Akhil P Oommen <akhilpo@codeaurora.org>,
dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org,
iommu@lists.linux-foundation.org,
Kristian H Kristensen <hoegsberg@google.com>,
linux-arm-msm@vger.kernel.org, kernel-team@android.com,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCHv10 0/9] System Cache support for GPU and required SMMU support
Date: Wed, 25 Nov 2020 14:05:20 +0000 [thread overview]
Message-ID: <160630795189.1943614.1845602767779998183.b4-ty@kernel.org> (raw)
In-Reply-To: <cover.1606287059.git.saiprakash.ranjan@codeaurora.org>
On Wed, 25 Nov 2020 12:30:09 +0530, Sai Prakash Ranjan wrote:
> Some hardware variants contain a system cache or the last level
> cache(llc). This cache is typically a large block which is shared
> by multiple clients on the SOC. GPU uses the system cache to cache
> both the GPU data buffers(like textures) as well the SMMU pagetables.
> This helps with improved render performance as well as lower power
> consumption by reducing the bus traffic to the system memory.
>
> [...]
Applied first two patches on a shared branch for Rob:
arm64 (for-next/iommu/io-pgtable-domain-attr), thanks!
[1/9] iommu/io-pgtable: Add a domain attribute for pagetable configuration
https://git.kernel.org/arm64/c/a7656ecf825a
[2/9] iommu/io-pgtable-arm: Add support to use system cache
https://git.kernel.org/arm64/c/e67890c97944
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Will Deacon <will@kernel.org>
To: Robin Murphy <robin.murphy@arm.com>,
Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>,
Rob Clark <robdclark@gmail.com>,
Jordan Crouse <jcrouse@codeaurora.org>,
Joerg Roedel <joro@8bytes.org>
Cc: freedreno@lists.freedesktop.org, Will Deacon <will@kernel.org>,
catalin.marinas@arm.com, Akhil P Oommen <akhilpo@codeaurora.org>,
dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org,
iommu@lists.linux-foundation.org,
Kristian H Kristensen <hoegsberg@google.com>,
linux-arm-msm@vger.kernel.org, kernel-team@android.com,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCHv10 0/9] System Cache support for GPU and required SMMU support
Date: Wed, 25 Nov 2020 14:05:20 +0000 [thread overview]
Message-ID: <160630795189.1943614.1845602767779998183.b4-ty@kernel.org> (raw)
In-Reply-To: <cover.1606287059.git.saiprakash.ranjan@codeaurora.org>
On Wed, 25 Nov 2020 12:30:09 +0530, Sai Prakash Ranjan wrote:
> Some hardware variants contain a system cache or the last level
> cache(llc). This cache is typically a large block which is shared
> by multiple clients on the SOC. GPU uses the system cache to cache
> both the GPU data buffers(like textures) as well the SMMU pagetables.
> This helps with improved render performance as well as lower power
> consumption by reducing the bus traffic to the system memory.
>
> [...]
Applied first two patches on a shared branch for Rob:
arm64 (for-next/iommu/io-pgtable-domain-attr), thanks!
[1/9] iommu/io-pgtable: Add a domain attribute for pagetable configuration
https://git.kernel.org/arm64/c/a7656ecf825a
[2/9] iommu/io-pgtable-arm: Add support to use system cache
https://git.kernel.org/arm64/c/e67890c97944
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
next prev parent reply other threads:[~2020-11-25 14:05 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-25 7:00 [PATCHv10 0/9] System Cache support for GPU and required SMMU support Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` [PATCHv10 1/9] iommu/io-pgtable: Add a domain attribute for pagetable configuration Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` [PATCHv10 2/9] iommu/io-pgtable-arm: Add support to use system cache Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` [PATCHv10 3/9] iommu/arm-smmu: Add support for pagetable config domain attribute Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` [PATCHv10 4/9] iommu/arm-smmu: Move non-strict mode to use io_pgtable_domain_attr Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` [PATCHv10 5/9] drm/msm: rearrange the gpu_rmw() function Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` [PATCHv10 6/9] drm/msm/a6xx: Add support for using system cache(LLC) Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` [PATCHv10 7/9] drm/msm/a6xx: Add support for using system cache on MMU500 based targets Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` [PATCHv10 8/9] iommu: arm-smmu-impl: Use table to list QCOM implementations Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` [PATCHv10 9/9] iommu: arm-smmu-impl: Add a space before open parenthesis Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 7:00 ` Sai Prakash Ranjan
2020-11-25 14:05 ` [PATCHv10 0/9] System Cache support for GPU and required SMMU support Will Deacon
2020-11-25 14:05 ` Will Deacon
2020-11-25 14:05 ` Will Deacon
2020-11-25 14:05 ` Will Deacon
2020-11-25 14:05 ` Will Deacon [this message]
2020-11-25 14:05 ` Will Deacon
2020-11-25 14:05 ` Will Deacon
2020-11-25 14:05 ` Will Deacon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=160630795189.1943614.1845602767779998183.b4-ty@kernel.org \
--to=will@kernel.org \
--cc=akhilpo@codeaurora.org \
--cc=catalin.marinas@arm.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=freedreno@lists.freedesktop.org \
--cc=hoegsberg@google.com \
--cc=iommu@lists.linux-foundation.org \
--cc=jcrouse@codeaurora.org \
--cc=joro@8bytes.org \
--cc=kernel-team@android.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robdclark@gmail.com \
--cc=robin.murphy@arm.com \
--cc=saiprakash.ranjan@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.