From: Catalin Marinas <catalin.marinas@arm.com>
To: linux-arm-kernel@lists.infradead.org,
Mark Rutland <mark.rutland@arm.com>
Cc: Will Deacon <will@kernel.org>, broonie@kernel.org, maz@kernel.org
Subject: Re: [PATCH v3 0/5] arm64: pseudo-nmi: elide code when CONFIG_ARM64_PSEUDO_NMI=n
Date: Tue, 31 Jan 2023 16:29:20 +0000 [thread overview]
Message-ID: <167518255725.583305.15463285771688261850.b4-ty@arm.com> (raw)
In-Reply-To: <20230130145429.903791-1-mark.rutland@arm.com>
On Mon, 30 Jan 2023 14:54:24 +0000, Mark Rutland wrote:
> This series addresses a couple of sub-optimal code generation issues with
> arm64's pseudo-nmi support code:
>
> * Even when CONFIG_ARM64_PSEUDO_NMI=n, we generate alternative code
> sequences and alt_instr entries which will never be used. This series
> reworks the irqflags code to use alternative branches (with an
> IS_ENABLED() check), which allows the alternatives to be elided when
> CONFIG_ARM64_PSEUDO_NMI=n.
>
> [...]
Applied to arm64 (for-next/pseudo-nmi), thanks!
[1/5] arm64: rename ARM64_HAS_SYSREG_GIC_CPUIF to ARM64_HAS_GIC_CPUIF_SYSREGS
https://git.kernel.org/arm64/c/0e62ccb9598d
[2/5] arm64: rename ARM64_HAS_IRQ_PRIO_MASKING to ARM64_HAS_GIC_PRIO_MASKING
https://git.kernel.org/arm64/c/c888b7bd916c
[3/5] arm64: make ARM64_HAS_GIC_PRIO_MASKING depend on ARM64_HAS_GIC_CPUIF_SYSREGS
https://git.kernel.org/arm64/c/4b43f1cd70df
[4/5] arm64: add ARM64_HAS_GIC_PRIO_RELAXED_SYNC cpucap
https://git.kernel.org/arm64/c/8bf0a8048b15
[5/5] arm64: irqflags: use alternative branches for pseudo-NMI logic
https://git.kernel.org/arm64/c/a5f61cc636f4
--
Catalin
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
prev parent reply other threads:[~2023-01-31 16:30 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-01-30 14:54 [PATCH v3 0/5] arm64: pseudo-nmi: elide code when CONFIG_ARM64_PSEUDO_NMI=n Mark Rutland
2023-01-30 14:54 ` [PATCH v3 1/5] arm64: rename ARM64_HAS_SYSREG_GIC_CPUIF to ARM64_HAS_GIC_CPUIF_SYSREGS Mark Rutland
2023-01-30 14:54 ` [PATCH v3 2/5] arm64: rename ARM64_HAS_IRQ_PRIO_MASKING to ARM64_HAS_GIC_PRIO_MASKING Mark Rutland
2023-01-30 14:54 ` [PATCH v3 3/5] arm64: make ARM64_HAS_GIC_PRIO_MASKING depend on ARM64_HAS_GIC_CPUIF_SYSREGS Mark Rutland
2023-01-30 14:54 ` [PATCH v3 4/5] arm64: add ARM64_HAS_GIC_PRIO_RELAXED_SYNC cpucap Mark Rutland
2023-01-30 14:54 ` [PATCH v3 5/5] arm64: irqflags: use alternative branches for pseudo-NMI logic Mark Rutland
2023-01-31 16:29 ` Catalin Marinas [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=167518255725.583305.15463285771688261850.b4-ty@arm.com \
--to=catalin.marinas@arm.com \
--cc=broonie@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=mark.rutland@arm.com \
--cc=maz@kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.