All of lore.kernel.org
 help / color / mirror / Atom feed
From: Sudeep Holla <sudeep.holla@arm.com>
To: linux-kernel@vger.kernel.org, Radu Rendec <rrendec@redhat.com>
Cc: Sudeep Holla <sudeep.holla@arm.com>,
	Catalin Marinas <catalin.marinas@arm.com>,
	Will Deacon <will@kernel.org>,
	Pierre Gondois <Pierre.Gondois@arm.com>,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v4 0/3] arch_topology: Pre-allocate cacheinfo from primary CPU
Date: Mon, 17 Apr 2023 15:07:40 +0100	[thread overview]
Message-ID: <168174033569.1898335.12120283777353899091.b4-ty@arm.com> (raw)
In-Reply-To: <20230412185759.755408-1-rrendec@redhat.com>

On Wed, 12 Apr 2023 14:57:56 -0400, Radu Rendec wrote:
> Commit 5944ce092b97 ("arch_topology: Build cacheinfo from primary CPU")
> tries to build the cacheinfo from the primary CPU prior to secondary
> CPUs boot, if the DT/ACPI description contains cache information.
> However, if such information is not present, it still reverts to the old
> behavior, which allocates the cacheinfo memory on each secondary CPU. On
> RT kernels, this triggers a "BUG: sleeping function called from invalid
> context" because the allocation is done before preemption is first
> enabled on the secondary CPU.
> 
> [...]

Applied to sudeep.holla/linux (for-next/cacheinfo), thanks!

[1/3] cacheinfo: Add arch specific early level initializer
      https://git.kernel.org/sudeep.holla/c/6539cffa9495
[2/3] cacheinfo: Add arm64 early level initializer implementation
      https://git.kernel.org/sudeep.holla/c/c931680cfa95
[3/3] cacheinfo: Allow early level detection when DT/ACPI info is missing/broken
      https://git.kernel.org/sudeep.holla/c/e103d55465db

--
Regards,
Sudeep


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

WARNING: multiple messages have this Message-ID (diff)
From: Sudeep Holla <sudeep.holla@arm.com>
To: linux-kernel@vger.kernel.org, Radu Rendec <rrendec@redhat.com>
Cc: Sudeep Holla <sudeep.holla@arm.com>,
	Catalin Marinas <catalin.marinas@arm.com>,
	Will Deacon <will@kernel.org>,
	Pierre Gondois <Pierre.Gondois@arm.com>,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v4 0/3] arch_topology: Pre-allocate cacheinfo from primary CPU
Date: Mon, 17 Apr 2023 15:07:40 +0100	[thread overview]
Message-ID: <168174033569.1898335.12120283777353899091.b4-ty@arm.com> (raw)
In-Reply-To: <20230412185759.755408-1-rrendec@redhat.com>

On Wed, 12 Apr 2023 14:57:56 -0400, Radu Rendec wrote:
> Commit 5944ce092b97 ("arch_topology: Build cacheinfo from primary CPU")
> tries to build the cacheinfo from the primary CPU prior to secondary
> CPUs boot, if the DT/ACPI description contains cache information.
> However, if such information is not present, it still reverts to the old
> behavior, which allocates the cacheinfo memory on each secondary CPU. On
> RT kernels, this triggers a "BUG: sleeping function called from invalid
> context" because the allocation is done before preemption is first
> enabled on the secondary CPU.
> 
> [...]

Applied to sudeep.holla/linux (for-next/cacheinfo), thanks!

[1/3] cacheinfo: Add arch specific early level initializer
      https://git.kernel.org/sudeep.holla/c/6539cffa9495
[2/3] cacheinfo: Add arm64 early level initializer implementation
      https://git.kernel.org/sudeep.holla/c/c931680cfa95
[3/3] cacheinfo: Allow early level detection when DT/ACPI info is missing/broken
      https://git.kernel.org/sudeep.holla/c/e103d55465db

--
Regards,
Sudeep


  parent reply	other threads:[~2023-04-17 14:08 UTC|newest]

Thread overview: 38+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-04-12 18:57 [PATCH v4 0/3] arch_topology: Pre-allocate cacheinfo from primary CPU Radu Rendec
2023-04-12 18:57 ` Radu Rendec
2023-04-12 18:57 ` [PATCH v4 1/3] cacheinfo: Add arch specific early level initializer Radu Rendec
2023-04-12 18:57   ` Radu Rendec
2023-05-10 19:12   ` Ricardo Neri
2023-05-10 20:44     ` Radu Rendec
2023-05-11  0:00       ` Ricardo Neri
2023-05-11 19:55         ` Radu Rendec
2023-05-19 21:44           ` Ricardo Neri
2023-05-19 21:44             ` Ricardo Neri
2023-05-19 22:02             ` Radu Rendec
2023-05-19 22:02               ` Radu Rendec
2023-05-15  9:36     ` Sudeep Holla
2023-05-15  9:36       ` Sudeep Holla
2023-05-18  1:27       ` Ricardo Neri
2023-05-18  1:27         ` Ricardo Neri
2023-05-18  9:34         ` Sudeep Holla
2023-05-18  9:34           ` Sudeep Holla
2023-05-31 12:22           ` Sudeep Holla
2023-05-31 12:22             ` Sudeep Holla
2023-05-31 17:03             ` Ricardo Neri
2023-05-31 17:03               ` Ricardo Neri
2023-08-07 23:23               ` Ricardo Neri
2023-08-07 23:23                 ` Ricardo Neri
2023-04-12 18:57 ` [PATCH v4 2/3] cacheinfo: Add arm64 early level initializer implementation Radu Rendec
2023-04-12 18:57   ` Radu Rendec
2023-04-13 10:22   ` Sudeep Holla
2023-04-13 10:22     ` Sudeep Holla
2023-04-13 14:45     ` Will Deacon
2023-04-13 14:45       ` Will Deacon
2023-04-13 15:05       ` Sudeep Holla
2023-04-13 15:05         ` Sudeep Holla
2023-04-14 12:46         ` Will Deacon
2023-04-14 12:46           ` Will Deacon
2023-04-12 18:57 ` [PATCH v4 3/3] cacheinfo: Allow early level detection when DT/ACPI info is missing/broken Radu Rendec
2023-04-12 18:57   ` Radu Rendec
2023-04-17 14:07 ` Sudeep Holla [this message]
2023-04-17 14:07   ` [PATCH v4 0/3] arch_topology: Pre-allocate cacheinfo from primary CPU Sudeep Holla

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=168174033569.1898335.12120283777353899091.b4-ty@arm.com \
    --to=sudeep.holla@arm.com \
    --cc=Pierre.Gondois@arm.com \
    --cc=catalin.marinas@arm.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=rrendec@redhat.com \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.