From: Will Deacon <will@kernel.org>
To: iommu@lists.linux.dev, Joerg Roedel <joro@8bytes.org>,
linux-arm-kernel@lists.infradead.org,
Jason Gunthorpe <jgg@ziepe.ca>
Cc: catalin.marinas@arm.com, kernel-team@android.com,
Will Deacon <will@kernel.org>, kernel test robot <lkp@intel.com>,
Michael Shavit <mshavit@google.com>,
patches@lists.linux.dev, Robin Murphy <robin.murphy@arm.com>
Subject: Re: [PATCH] iommu/arm-smmu-v3: Add cpu_to_le64() around STRTAB_STE_0_V
Date: Tue, 26 Mar 2024 17:23:17 +0000 [thread overview]
Message-ID: <171144985938.34712.7805099046790657214.b4-ty@kernel.org> (raw)
In-Reply-To: <0-v1-98b23ebb0c84+9f-smmu_cputole_jgg@nvidia.com>
On Mon, 04 Mar 2024 15:50:08 -0400, Jason Gunthorpe wrote:
> STRTAB_STE_0_V is a CPU value, it needs conversion for sparse to be clean.
>
> The missing annotation was a mistake introduced by splitting the ops out
> from the STE writer.
>
>
Applied to will (for-joerg/arm-smmu/fixes), thanks!
[1/1] iommu/arm-smmu-v3: Add cpu_to_le64() around STRTAB_STE_0_V
https://git.kernel.org/will/c/0493e739ccc6
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
WARNING: multiple messages have this Message-ID (diff)
From: Will Deacon <will@kernel.org>
To: iommu@lists.linux.dev, Joerg Roedel <joro@8bytes.org>,
linux-arm-kernel@lists.infradead.org,
Jason Gunthorpe <jgg@ziepe.ca>
Cc: catalin.marinas@arm.com, kernel-team@android.com,
Will Deacon <will@kernel.org>, kernel test robot <lkp@intel.com>,
Michael Shavit <mshavit@google.com>,
patches@lists.linux.dev, Robin Murphy <robin.murphy@arm.com>
Subject: Re: [PATCH] iommu/arm-smmu-v3: Add cpu_to_le64() around STRTAB_STE_0_V
Date: Tue, 26 Mar 2024 17:23:17 +0000 [thread overview]
Message-ID: <171144985938.34712.7805099046790657214.b4-ty@kernel.org> (raw)
In-Reply-To: <0-v1-98b23ebb0c84+9f-smmu_cputole_jgg@nvidia.com>
On Mon, 04 Mar 2024 15:50:08 -0400, Jason Gunthorpe wrote:
> STRTAB_STE_0_V is a CPU value, it needs conversion for sparse to be clean.
>
> The missing annotation was a mistake introduced by splitting the ops out
> from the STE writer.
>
>
Applied to will (for-joerg/arm-smmu/fixes), thanks!
[1/1] iommu/arm-smmu-v3: Add cpu_to_le64() around STRTAB_STE_0_V
https://git.kernel.org/will/c/0493e739ccc6
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2024-03-26 17:23 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-03-04 19:50 [PATCH] iommu/arm-smmu-v3: Add cpu_to_le64() around STRTAB_STE_0_V Jason Gunthorpe
2024-03-04 19:50 ` Jason Gunthorpe
2024-03-26 17:23 ` Will Deacon [this message]
2024-03-26 17:23 ` Will Deacon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=171144985938.34712.7805099046790657214.b4-ty@kernel.org \
--to=will@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=iommu@lists.linux.dev \
--cc=jgg@ziepe.ca \
--cc=joro@8bytes.org \
--cc=kernel-team@android.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=lkp@intel.com \
--cc=mshavit@google.com \
--cc=patches@lists.linux.dev \
--cc=robin.murphy@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.