From: Jerome Brunet <jbrunet@baylibre.com> To: Stephen Boyd <sboyd@kernel.org>, Michael Turquette <mturquette@baylibre.com> Cc: Neil Armstrong <narmstrong@baylibre.com>, Kevin Hilman <khilman@baylibre.com>, linux-clk@vger.kernel.org, linux-amlogic@lists.infradead.org Subject: [GIT PULL]: Amlogic clock updates for v5.6 Date: Fri, 10 Jan 2020 17:11:42 +0100 [thread overview] Message-ID: <1j5zhj70ld.fsf@starbuckisacylon.baylibre.com> (raw) Hi Stephen Here are the updates for the amlogic clocks for this cycle. The bulk of it is a clean up of the 32bits SoC clock controllers by Martin. Cheers Jerome The following changes since commit e42617b825f8073569da76dc4510bfa019b1c35a: Linux 5.5-rc1 (2019-12-08 14:57:55 -0800) are available in the Git repository at: git://github.com/BayLibre/clk-meson.git tags/clk-meson-v5.6-1 for you to fetch changes up to 64c76b31774db5a0c0ce8df13aef618912136e32: clk: clarify that clk_set_rate() does updates from top to bottom (2020-01-07 11:31:47 +0100) ---------------------------------------------------------------- Amlogic clock updates for v5.6: * Add meson8b DDR clock controller * Add input clocks to meson8b controllers * Fix meson8b mali clock update using the glitch free mux * Fix pll driver division by zero init ---------------------------------------------------------------- Jerome Brunet (2): clk: meson: g12a: fix missing uart2 in regmap table Merge branch 'v5.5/fixes' into v5.6/drivers Martin Blumenstingl (9): dt-bindings: clock: add the Amlogic Meson8 DDR clock controller binding dt-bindings: clock: meson8b: add the clock inputs clk: meson: add a driver for the Meson8/8b/8m2 DDR clock controller clk: meson: meson8b: use clk_hw_set_parent in the CPU clock notifier clk: meson: meson8b: change references to the XTAL clock to use [fw_]name clk: meson: meson8b: don't register the XTAL clock when provided via OF clk: meson: meson8b: use of_clk_hw_register to register the clocks clk: meson: meson8b: make the CCF use the glitch-free mali mux clk: clarify that clk_set_rate() does updates from top to bottom Remi Pommarel (1): clk: meson: pll: Fix by 0 division in __pll_params_to_rate() .../bindings/clock/amlogic,meson8-ddr-clkc.yaml | 50 +++++++ .../bindings/clock/amlogic,meson8b-clkc.txt | 5 + drivers/clk/meson/Makefile | 2 +- drivers/clk/meson/clk-pll.c | 9 ++ drivers/clk/meson/g12a.c | 1 + drivers/clk/meson/meson8-ddr.c | 149 +++++++++++++++++++++ drivers/clk/meson/meson8b.c | 124 +++++++++-------- include/dt-bindings/clock/meson8-ddr-clkc.h | 4 + include/linux/clk.h | 3 + 9 files changed, 291 insertions(+), 56 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,meson8-ddr-clkc.yaml create mode 100644 drivers/clk/meson/meson8-ddr.c create mode 100644 include/dt-bindings/clock/meson8-ddr-clkc.h
WARNING: multiple messages have this Message-ID (diff)
From: Jerome Brunet <jbrunet@baylibre.com> To: Stephen Boyd <sboyd@kernel.org>, Michael Turquette <mturquette@baylibre.com> Cc: Kevin Hilman <khilman@baylibre.com>, linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, Neil Armstrong <narmstrong@baylibre.com> Subject: [GIT PULL]: Amlogic clock updates for v5.6 Date: Fri, 10 Jan 2020 17:11:42 +0100 [thread overview] Message-ID: <1j5zhj70ld.fsf@starbuckisacylon.baylibre.com> (raw) Hi Stephen Here are the updates for the amlogic clocks for this cycle. The bulk of it is a clean up of the 32bits SoC clock controllers by Martin. Cheers Jerome The following changes since commit e42617b825f8073569da76dc4510bfa019b1c35a: Linux 5.5-rc1 (2019-12-08 14:57:55 -0800) are available in the Git repository at: git://github.com/BayLibre/clk-meson.git tags/clk-meson-v5.6-1 for you to fetch changes up to 64c76b31774db5a0c0ce8df13aef618912136e32: clk: clarify that clk_set_rate() does updates from top to bottom (2020-01-07 11:31:47 +0100) ---------------------------------------------------------------- Amlogic clock updates for v5.6: * Add meson8b DDR clock controller * Add input clocks to meson8b controllers * Fix meson8b mali clock update using the glitch free mux * Fix pll driver division by zero init ---------------------------------------------------------------- Jerome Brunet (2): clk: meson: g12a: fix missing uart2 in regmap table Merge branch 'v5.5/fixes' into v5.6/drivers Martin Blumenstingl (9): dt-bindings: clock: add the Amlogic Meson8 DDR clock controller binding dt-bindings: clock: meson8b: add the clock inputs clk: meson: add a driver for the Meson8/8b/8m2 DDR clock controller clk: meson: meson8b: use clk_hw_set_parent in the CPU clock notifier clk: meson: meson8b: change references to the XTAL clock to use [fw_]name clk: meson: meson8b: don't register the XTAL clock when provided via OF clk: meson: meson8b: use of_clk_hw_register to register the clocks clk: meson: meson8b: make the CCF use the glitch-free mali mux clk: clarify that clk_set_rate() does updates from top to bottom Remi Pommarel (1): clk: meson: pll: Fix by 0 division in __pll_params_to_rate() .../bindings/clock/amlogic,meson8-ddr-clkc.yaml | 50 +++++++ .../bindings/clock/amlogic,meson8b-clkc.txt | 5 + drivers/clk/meson/Makefile | 2 +- drivers/clk/meson/clk-pll.c | 9 ++ drivers/clk/meson/g12a.c | 1 + drivers/clk/meson/meson8-ddr.c | 149 +++++++++++++++++++++ drivers/clk/meson/meson8b.c | 124 +++++++++-------- include/dt-bindings/clock/meson8-ddr-clkc.h | 4 + include/linux/clk.h | 3 + 9 files changed, 291 insertions(+), 56 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,meson8-ddr-clkc.yaml create mode 100644 drivers/clk/meson/meson8-ddr.c create mode 100644 include/dt-bindings/clock/meson8-ddr-clkc.h _______________________________________________ linux-amlogic mailing list linux-amlogic@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-amlogic
next reply other threads:[~2020-01-10 16:11 UTC|newest] Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-01-10 16:11 Jerome Brunet [this message] 2020-01-10 16:11 ` [GIT PULL]: Amlogic clock updates for v5.6 Jerome Brunet 2020-01-22 0:11 ` Stephen Boyd 2020-01-22 0:11 ` Stephen Boyd
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=1j5zhj70ld.fsf@starbuckisacylon.baylibre.com \ --to=jbrunet@baylibre.com \ --cc=khilman@baylibre.com \ --cc=linux-amlogic@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=mturquette@baylibre.com \ --cc=narmstrong@baylibre.com \ --cc=sboyd@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.