From: Dan Carpenter <dan.carpenter@oracle.com> To: micky_ching@realsil.com.cn Cc: sameo@linux.intel.com, lee.jones@linaro.org, chris@printf.net, ulf.hansson@linaro.org, gregkh@linuxfoundation.org, linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org, wei_wang@realsil.com.cn, rogerable@realtek.com, devel@linuxdriverproject.org Subject: Re: [PATCH 1/2] mfd: rtsx: add func to split u32 into register Date: Thu, 27 Nov 2014 18:23:42 +0300 [thread overview] Message-ID: <20141127152342.GA4860@mwanda> (raw) In-Reply-To: <51dde5250305623c420e78fa555800ef8fef0a09.1417056337.git.micky_ching@realsil.com.cn> On Thu, Nov 27, 2014 at 10:53:58AM +0800, micky_ching@realsil.com.cn wrote: > +static inline void rtsx_pci_write_be32(struct rtsx_pcr *pcr, u16 reg, u32 val) > +{ > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg, 0xFF, val >> 24); > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 1, 0xFF, val >> 16); > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 2, 0xFF, val >> 8); > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 3, 0xFF, val); This assumes the cpu is little endian. First convert to big endian using cpu_to_be32() and then write it out. __be32 be_val = cpu_to_be32() rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg, 0xFF, be_val); rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 1, 0xFF, be_val >> 8); rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 2, 0xFF, be_val >> 16); rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 3, 0xFF, be_val >> 24); (Written hurredly in my mail client. May be wrong). > +} > + > +static inline void rtsx_pci_write_le32(struct rtsx_pcr *pcr, u16 reg, u32 val) > +{ > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg, 0xFF, val); > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 1, 0xFF, val >> 8); > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 2, 0xFF, val >> 16); > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 3, 0xFF, val >> 24); > +} We don't have a user for rtsx_pci_write_le32() so don't add it. regards, dan carpenter
WARNING: multiple messages have this Message-ID (diff)
From: Dan Carpenter <dan.carpenter@oracle.com> To: micky_ching@realsil.com.cn Cc: ulf.hansson@linaro.org, sameo@linux.intel.com, gregkh@linuxfoundation.org, linux-mmc@vger.kernel.org, chris@printf.net, linux-kernel@vger.kernel.org, wei_wang@realsil.com.cn, devel@linuxdriverproject.org, rogerable@realtek.com, lee.jones@linaro.org Subject: Re: [PATCH 1/2] mfd: rtsx: add func to split u32 into register Date: Thu, 27 Nov 2014 18:23:42 +0300 [thread overview] Message-ID: <20141127152342.GA4860@mwanda> (raw) In-Reply-To: <51dde5250305623c420e78fa555800ef8fef0a09.1417056337.git.micky_ching@realsil.com.cn> On Thu, Nov 27, 2014 at 10:53:58AM +0800, micky_ching@realsil.com.cn wrote: > +static inline void rtsx_pci_write_be32(struct rtsx_pcr *pcr, u16 reg, u32 val) > +{ > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg, 0xFF, val >> 24); > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 1, 0xFF, val >> 16); > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 2, 0xFF, val >> 8); > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 3, 0xFF, val); This assumes the cpu is little endian. First convert to big endian using cpu_to_be32() and then write it out. __be32 be_val = cpu_to_be32() rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg, 0xFF, be_val); rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 1, 0xFF, be_val >> 8); rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 2, 0xFF, be_val >> 16); rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 3, 0xFF, be_val >> 24); (Written hurredly in my mail client. May be wrong). > +} > + > +static inline void rtsx_pci_write_le32(struct rtsx_pcr *pcr, u16 reg, u32 val) > +{ > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg, 0xFF, val); > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 1, 0xFF, val >> 8); > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 2, 0xFF, val >> 16); > + rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, reg + 3, 0xFF, val >> 24); > +} We don't have a user for rtsx_pci_write_le32() so don't add it. regards, dan carpenter
next prev parent reply other threads:[~2014-11-27 15:24 UTC|newest] Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top 2014-11-27 2:53 [PATCH 0/2] mmc: rtsx: add support for sdio card micky_ching 2014-11-27 2:53 ` micky_ching 2014-11-27 2:53 ` [PATCH 1/2] mfd: rtsx: add func to split u32 into register micky_ching 2014-11-27 2:53 ` micky_ching 2014-11-27 15:23 ` Dan Carpenter [this message] 2014-11-27 15:23 ` Dan Carpenter 2014-11-28 2:10 ` 敬锐 2014-11-28 2:10 ` 敬锐 2014-11-28 8:54 ` Dan Carpenter 2014-11-28 8:54 ` Dan Carpenter 2014-11-28 9:54 ` 敬锐 2014-11-28 9:54 ` 敬锐 2014-11-28 14:57 ` Dan Carpenter 2014-11-28 14:57 ` Dan Carpenter 2014-12-01 12:16 ` Lee Jones 2014-11-27 2:53 ` [PATCH 2/2] mmc: rtsx: add support for sdio card micky_ching 2014-11-27 2:53 ` micky_ching 2014-11-27 15:43 ` Dan Carpenter 2014-11-27 15:43 ` Dan Carpenter 2014-11-28 1:57 ` 敬锐 2014-11-28 1:57 ` 敬锐
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20141127152342.GA4860@mwanda \ --to=dan.carpenter@oracle.com \ --cc=chris@printf.net \ --cc=devel@linuxdriverproject.org \ --cc=gregkh@linuxfoundation.org \ --cc=lee.jones@linaro.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-mmc@vger.kernel.org \ --cc=micky_ching@realsil.com.cn \ --cc=rogerable@realtek.com \ --cc=sameo@linux.intel.com \ --cc=ulf.hansson@linaro.org \ --cc=wei_wang@realsil.com.cn \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.