From: moinejf@free.fr (Jean-Francois Moine) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH RFC 1/2] clk: sunxi: Add sun8i display support Date: Thu, 28 Jan 2016 15:55:14 +0100 [thread overview] Message-ID: <20160128155514.41dbf9cbf37d5e25775c51a2@free.fr> (raw) In-Reply-To: <20160127215051.GW4317@lukather> On Wed, 27 Jan 2016 22:50:51 +0100 Maxime Ripard <maxime.ripard@free-electrons.com> wrote: > Hi, > > On Tue, Jan 19, 2016 at 09:09:01AM +0100, Jean-Francois Moine wrote: > > On Mon, 18 Jan 2016 20:09:04 +0100 > > Maxime Ripard <maxime.ripard@free-electrons.com> wrote: [snip] > > > We have the clk-factors stuff to handle this easily, could you use > > > that instead ? > > > > No, the sun6i/8i pll3 offers direct 297MHz and 270MHz. > > That's true, but so far it's something that never has been really > needed. This PLL is not the same one using the fractional mode, so I > guess we could extend the clk-factors to be able to deal with > that. The video pll in the A10 (pll3) is also in this case, so does > the A31 PLL3 and PLL4. > > Also note that all these clocks can reach those frequencies through > what allwinner calls the integer mode, so apart from the hardware > readout, we don't really need it anyway. Maybe it is too simple! 297MHz is the PLL3 frequency which can be used for most video modes. And, so, as it is the default value, in my tests, I never saw the PLL3 set_rate function being called. [snip] > > Otherwise, about this old RFC, Chen-Yu Tsai replied: > > > > > > Add the clock types which are used by the sun8i family for video. > > > > > > These clocks first appeared in the A31. > > The video PLL is, the display engine and tcon clocks are a bit > different (mostly because of their weird parent configuration that > need a muxing table). Note that I'm talking about the A23 / A33. I > haven't checked for the H3. The TCONs of the A23/A33 and H3 SoCs are quite the same. The display engines 2 of the H3/A64/A83T are the same and they ask for a fixed clock (432MHz). -- Ken ar c'henta? | ** Breizh ha Linux atav! ** Jef | http://moinejf.free.fr/
WARNING: multiple messages have this Message-ID (diff)
From: Jean-Francois Moine <moinejf@free.fr> To: Maxime Ripard <maxime.ripard@free-electrons.com> Cc: "Emilio López" <emilio@elopez.com.ar>, "Chen-Yu Tsai" <wens@csie.org>, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org Subject: Re: [PATCH RFC 1/2] clk: sunxi: Add sun8i display support Date: Thu, 28 Jan 2016 15:55:14 +0100 [thread overview] Message-ID: <20160128155514.41dbf9cbf37d5e25775c51a2@free.fr> (raw) In-Reply-To: <20160127215051.GW4317@lukather> On Wed, 27 Jan 2016 22:50:51 +0100 Maxime Ripard <maxime.ripard@free-electrons.com> wrote: > Hi, > > On Tue, Jan 19, 2016 at 09:09:01AM +0100, Jean-Francois Moine wrote: > > On Mon, 18 Jan 2016 20:09:04 +0100 > > Maxime Ripard <maxime.ripard@free-electrons.com> wrote: [snip] > > > We have the clk-factors stuff to handle this easily, could you use > > > that instead ? > > > > No, the sun6i/8i pll3 offers direct 297MHz and 270MHz. > > That's true, but so far it's something that never has been really > needed. This PLL is not the same one using the fractional mode, so I > guess we could extend the clk-factors to be able to deal with > that. The video pll in the A10 (pll3) is also in this case, so does > the A31 PLL3 and PLL4. > > Also note that all these clocks can reach those frequencies through > what allwinner calls the integer mode, so apart from the hardware > readout, we don't really need it anyway. Maybe it is too simple! 297MHz is the PLL3 frequency which can be used for most video modes. And, so, as it is the default value, in my tests, I never saw the PLL3 set_rate function being called. [snip] > > Otherwise, about this old RFC, Chen-Yu Tsai replied: > > > > > > Add the clock types which are used by the sun8i family for video. > > > > > > These clocks first appeared in the A31. > > The video PLL is, the display engine and tcon clocks are a bit > different (mostly because of their weird parent configuration that > need a muxing table). Note that I'm talking about the A23 / A33. I > haven't checked for the H3. The TCONs of the A23/A33 and H3 SoCs are quite the same. The display engines 2 of the H3/A64/A83T are the same and they ask for a fixed clock (432MHz). -- Ken ar c'hentañ | ** Breizh ha Linux atav! ** Jef | http://moinejf.free.fr/ _______________________________________________ dri-devel mailing list dri-devel@lists.freedesktop.org http://lists.freedesktop.org/mailman/listinfo/dri-devel
next prev parent reply other threads:[~2016-01-28 14:55 UTC|newest] Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-01-05 19:15 [PATCH RFC 0/2] Add a display driver to the Allwinner H3 Jean-Francois Moine 2016-01-05 19:15 ` Jean-Francois Moine 2016-01-05 18:28 ` [PATCH RFC 1/2] clk: sunxi: Add sun8i display support Jean-Francois Moine 2016-01-05 18:28 ` Jean-Francois Moine 2016-01-06 2:39 ` Chen-Yu Tsai 2016-01-06 2:39 ` Chen-Yu Tsai 2016-01-08 17:50 ` Jean-Francois Moine 2016-01-08 17:50 ` Jean-Francois Moine 2016-01-18 19:09 ` Maxime Ripard 2016-01-18 19:09 ` Maxime Ripard 2016-01-19 8:09 ` Jean-Francois Moine 2016-01-19 8:09 ` Jean-Francois Moine 2016-01-27 21:50 ` Maxime Ripard 2016-01-27 21:50 ` Maxime Ripard 2016-01-28 14:55 ` Jean-Francois Moine [this message] 2016-01-28 14:55 ` Jean-Francois Moine 2016-01-05 18:40 ` [PATCH RFC 2/2] drm: sunxi: Add a basic DRM driver for Allwinner DE2 Jean-Francois Moine 2016-01-05 18:40 ` Jean-Francois Moine 2016-01-05 20:38 ` Russell King - ARM Linux 2016-01-05 20:38 ` Russell King - ARM Linux 2016-01-11 18:56 ` Jean-Francois Moine 2016-01-11 18:56 ` Jean-Francois Moine 2016-01-06 20:41 ` Jens Kuske 2016-01-06 20:41 ` Jens Kuske 2016-01-13 17:37 ` Jean-Francois Moine 2016-01-13 17:37 ` Jean-Francois Moine 2016-01-06 21:20 ` [PATCH RFC 0/2] Add a display driver to the Allwinner H3 Maxime Ripard 2016-01-06 21:20 ` Maxime Ripard 2016-01-08 17:13 ` Jean-Francois Moine 2016-01-08 17:13 ` Jean-Francois Moine 2016-01-18 10:18 ` Maxime Ripard 2016-01-18 10:18 ` Maxime Ripard 2016-01-19 8:49 ` Jean-Francois Moine 2016-01-19 8:49 ` Jean-Francois Moine 2016-02-02 16:58 ` Maxime Ripard 2016-02-02 16:58 ` Maxime Ripard
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20160128155514.41dbf9cbf37d5e25775c51a2@free.fr \ --to=moinejf@free.fr \ --cc=linux-arm-kernel@lists.infradead.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.