From: Michael Turquette <mturquette@baylibre.com> To: Kevin Hilman <khilman@baylibre.com>, Cc: linux-clk@vger.kernel.org, linux-amlogic@lists.infradead.org, carlo@endlessm.com, victor.wan@amlogic.com, jerry.cao@amlogic.com, xing.xu@amlogic.com Subject: Re: [PATCH 00/10] meson8b clock driver rewrite/cleanup Date: Thu, 16 Jun 2016 21:48:56 -0700 [thread overview] Message-ID: <20160617044856.27203.7659@quark.deferred.io> (raw) In-Reply-To: <m2ziqnr3d9.fsf@baylibre.com> Quoting Kevin Hilman (2016-06-14 12:12:50) > Michael Turquette <mturquette@baylibre.com> writes: > = > > This series came about while writing the clock driver for the AmLogic > > GXBB clock controller. GXBB shares much of the same clock controller IP > > as the Meson8b clock controller and the source for the drivers is very > > similar. However, I wanted the GXBB driver to actually be a real > > platform_driver, and not an early initcall, which led to the same > > changes in the Meson8b driver. From there a lot of other changes came > > about. > > > > This series improves documentation, refactors statically initialized > > data, removes unnecessary registration functions and converts the > > meson8b clock controller code into a proper platform_driver. It also > > changes up the Kconfig bits to prepare for the gxbb clock controller. > > The diffstat is -190, which is nice as well. > > > > As a consequence of the shift to platform_driver, all of clocks are > > registered at module_init time. If any are needed very early during boot > > then the OF_CLK_DECLARE stuff can be added back in, but I doubt it is > > necessary. > > > > Additionally this series makes use of some of the nice clk_hw helper > > introduced by Stephen, especially clk_hw_onecell_data. > = > Not sure if it qualifies as much of a clock test, but I at least boot > tested this on meson8b-odroidc1 and nothing exploded, and the > clk_summary looks sane: > = > / # cat /debug/clk/clk_summary > clock enable_cnt prepare_cnt rate ac= curacy phase > ----------------------------------------------------------------------= ------------------ > xtal 0 0 24000000 = 0 0 > sys_pll 0 0 1200000000 = 0 0 > cpu_clk 0 0 1200000000 = 0 0 > vid_pll 0 0 732000000 = 0 0 > fixed_pll 0 0 2550000000 = 0 0 > fclk_div7 0 0 364285714 = 0 0 > fclk_div5 0 0 510000000 = 0 0 > fclk_div4 0 0 637500000 = 0 0 > mpeg_clk_sel 0 0 637500000 = 0 0 > mpeg_clk_div 0 0 159375000 = 0 0 > clk81 0 0 159375000 = 0 0 > fclk_div3 0 0 850000000 = 0 0 > fclk_div2 0 0 1275000000 = 0 0 Thanks Kevin. I'll take that as a Tested-by. Regards, Mike > = > Kevin
WARNING: multiple messages have this Message-ID (diff)
From: mturquette@baylibre.com (Michael Turquette) To: linus-amlogic@lists.infradead.org Subject: [PATCH 00/10] meson8b clock driver rewrite/cleanup Date: Thu, 16 Jun 2016 21:48:56 -0700 [thread overview] Message-ID: <20160617044856.27203.7659@quark.deferred.io> (raw) In-Reply-To: <m2ziqnr3d9.fsf@baylibre.com> Quoting Kevin Hilman (2016-06-14 12:12:50) > Michael Turquette <mturquette@baylibre.com> writes: > > > This series came about while writing the clock driver for the AmLogic > > GXBB clock controller. GXBB shares much of the same clock controller IP > > as the Meson8b clock controller and the source for the drivers is very > > similar. However, I wanted the GXBB driver to actually be a real > > platform_driver, and not an early initcall, which led to the same > > changes in the Meson8b driver. From there a lot of other changes came > > about. > > > > This series improves documentation, refactors statically initialized > > data, removes unnecessary registration functions and converts the > > meson8b clock controller code into a proper platform_driver. It also > > changes up the Kconfig bits to prepare for the gxbb clock controller. > > The diffstat is -190, which is nice as well. > > > > As a consequence of the shift to platform_driver, all of clocks are > > registered at module_init time. If any are needed very early during boot > > then the OF_CLK_DECLARE stuff can be added back in, but I doubt it is > > necessary. > > > > Additionally this series makes use of some of the nice clk_hw helper > > introduced by Stephen, especially clk_hw_onecell_data. > > Not sure if it qualifies as much of a clock test, but I at least boot > tested this on meson8b-odroidc1 and nothing exploded, and the > clk_summary looks sane: > > / # cat /debug/clk/clk_summary > clock enable_cnt prepare_cnt rate accuracy phase > ---------------------------------------------------------------------------------------- > xtal 0 0 24000000 0 0 > sys_pll 0 0 1200000000 0 0 > cpu_clk 0 0 1200000000 0 0 > vid_pll 0 0 732000000 0 0 > fixed_pll 0 0 2550000000 0 0 > fclk_div7 0 0 364285714 0 0 > fclk_div5 0 0 510000000 0 0 > fclk_div4 0 0 637500000 0 0 > mpeg_clk_sel 0 0 637500000 0 0 > mpeg_clk_div 0 0 159375000 0 0 > clk81 0 0 159375000 0 0 > fclk_div3 0 0 850000000 0 0 > fclk_div2 0 0 1275000000 0 0 Thanks Kevin. I'll take that as a Tested-by. Regards, Mike > > Kevin
next prev parent reply other threads:[~2016-06-17 4:48 UTC|newest] Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-06-10 0:27 [PATCH 00/10] meson8b clock driver rewrite/cleanup Michael Turquette 2016-06-10 0:27 ` Michael Turquette 2016-06-10 0:27 ` [PATCH 01/10] clk: meson8b: rectify reg offsets with datasheet Michael Turquette 2016-06-10 0:27 ` Michael Turquette 2016-06-10 0:27 ` [PATCH 02/10] clk: meson8b: clean up fixed rate clocks Michael Turquette 2016-06-10 0:27 ` Michael Turquette 2016-06-10 0:27 ` [PATCH 03/10] clk: meson8b: clean up pll clocks Michael Turquette 2016-06-10 0:27 ` Michael Turquette 2016-06-10 0:27 ` [PATCH 04/10] clk: meson8b: clean up fixed factor clocks Michael Turquette 2016-06-10 0:27 ` Michael Turquette 2016-06-10 0:27 ` [PATCH 05/10] clk: meson8b: clean up cpu clocks Michael Turquette 2016-06-10 0:27 ` Michael Turquette 2016-06-10 0:27 ` [PATCH 06/10] clk: meson8b: remove mali clk Michael Turquette 2016-06-10 0:27 ` Michael Turquette 2016-06-10 0:27 ` [PATCH 07/10] clk: meson8b: clean up composite clocks Michael Turquette 2016-06-10 0:27 ` Michael Turquette 2016-06-10 0:27 ` [PATCH 08/10] clk: meson8b: convert to platform_driver Michael Turquette 2016-06-10 0:27 ` Michael Turquette 2016-06-10 0:27 ` [PATCH 09/10] arm: meson: explicitly select clk drivers Michael Turquette 2016-06-10 0:27 ` Michael Turquette 2016-06-10 0:27 ` [PATCH 10/10] clk: meson: only build selected platforms Michael Turquette 2016-06-10 0:27 ` Michael Turquette 2016-06-14 19:12 ` [PATCH 00/10] meson8b clock driver rewrite/cleanup Kevin Hilman 2016-06-14 19:12 ` Kevin Hilman 2016-06-17 4:48 ` Michael Turquette [this message] 2016-06-17 4:48 ` Michael Turquette 2016-06-23 2:07 ` Michael Turquette 2016-06-23 2:07 ` Michael Turquette
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20160617044856.27203.7659@quark.deferred.io \ --to=mturquette@baylibre.com \ --cc=carlo@endlessm.com \ --cc=jerry.cao@amlogic.com \ --cc=khilman@baylibre.com \ --cc=linux-amlogic@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=victor.wan@amlogic.com \ --cc=xing.xu@amlogic.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.