From: Icenowy Zheng <icenowy@aosc.io>
To: Rob Herring <robh+dt@kernel.org>,
Maxime Ripard <maxime.ripard@free-electrons.com>,
Chen-Yu Tsai <wens@csie.org>,
Jernej Skrabec <jernej.skrabec@siol.net>
Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
linux-sunxi@googlegroups.com, Icenowy Zheng <icenowy@aosc.io>
Subject: [PATCH v5 10/11] ARM: dts: sun8i: add pinmux for LCD pins of V3s SoC
Date: Sun, 23 Apr 2017 18:37:53 +0800 [thread overview]
Message-ID: <20170423103754.50012-11-icenowy@aosc.io> (raw)
In-Reply-To: <20170423103754.50012-1-icenowy@aosc.io>
Allwinner V3s SoC features a set of pins that have functionality of RGB
LCD, the pins are at different pin ban than other SoCs.
Add pinctrl node for them.
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
---
arch/arm/boot/dts/sun8i-v3s.dtsi | 9 +++++++++
1 file changed, 9 insertions(+)
diff --git a/arch/arm/boot/dts/sun8i-v3s.dtsi b/arch/arm/boot/dts/sun8i-v3s.dtsi
index 0a895179d8ae..a37d68b227bc 100644
--- a/arch/arm/boot/dts/sun8i-v3s.dtsi
+++ b/arch/arm/boot/dts/sun8i-v3s.dtsi
@@ -297,6 +297,15 @@
function = "i2c0";
};
+ lcd_rgb666_pins: lcd_rgb666@0 {
+ pins = "PE0", "PE1", "PE2", "PE3", "PE4",
+ "PE5", "PE6", "PE7", "PE8", "PE9",
+ "PE10", "PE11", "PE12", "PE13", "PE14",
+ "PE15", "PE16", "PE17", "PE18", "PE19",
+ "PE23", "PE24";
+ function = "lcd";
+ };
+
uart0_pins_a: uart0@0 {
pins = "PB8", "PB9";
function = "uart0";
--
2.12.2
WARNING: multiple messages have this Message-ID (diff)
From: Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org>
To: Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>,
Maxime Ripard
<maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>,
Chen-Yu Tsai <wens-jdAy2FN1RRM@public.gmane.org>,
Jernej Skrabec <jernej.skrabec-gGgVlfcn5nU@public.gmane.org>
Cc: linux-clk-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
dri-devel-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org,
linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org,
Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org>
Subject: [PATCH v5 10/11] ARM: dts: sun8i: add pinmux for LCD pins of V3s SoC
Date: Sun, 23 Apr 2017 18:37:53 +0800 [thread overview]
Message-ID: <20170423103754.50012-11-icenowy@aosc.io> (raw)
In-Reply-To: <20170423103754.50012-1-icenowy-h8G6r0blFSE@public.gmane.org>
Allwinner V3s SoC features a set of pins that have functionality of RGB
LCD, the pins are at different pin ban than other SoCs.
Add pinctrl node for them.
Signed-off-by: Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org>
---
arch/arm/boot/dts/sun8i-v3s.dtsi | 9 +++++++++
1 file changed, 9 insertions(+)
diff --git a/arch/arm/boot/dts/sun8i-v3s.dtsi b/arch/arm/boot/dts/sun8i-v3s.dtsi
index 0a895179d8ae..a37d68b227bc 100644
--- a/arch/arm/boot/dts/sun8i-v3s.dtsi
+++ b/arch/arm/boot/dts/sun8i-v3s.dtsi
@@ -297,6 +297,15 @@
function = "i2c0";
};
+ lcd_rgb666_pins: lcd_rgb666@0 {
+ pins = "PE0", "PE1", "PE2", "PE3", "PE4",
+ "PE5", "PE6", "PE7", "PE8", "PE9",
+ "PE10", "PE11", "PE12", "PE13", "PE14",
+ "PE15", "PE16", "PE17", "PE18", "PE19",
+ "PE23", "PE24";
+ function = "lcd";
+ };
+
uart0_pins_a: uart0@0 {
pins = "PB8", "PB9";
function = "uart0";
--
2.12.2
WARNING: multiple messages have this Message-ID (diff)
From: icenowy@aosc.io (Icenowy Zheng)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v5 10/11] ARM: dts: sun8i: add pinmux for LCD pins of V3s SoC
Date: Sun, 23 Apr 2017 18:37:53 +0800 [thread overview]
Message-ID: <20170423103754.50012-11-icenowy@aosc.io> (raw)
In-Reply-To: <20170423103754.50012-1-icenowy@aosc.io>
Allwinner V3s SoC features a set of pins that have functionality of RGB
LCD, the pins are at different pin ban than other SoCs.
Add pinctrl node for them.
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
---
arch/arm/boot/dts/sun8i-v3s.dtsi | 9 +++++++++
1 file changed, 9 insertions(+)
diff --git a/arch/arm/boot/dts/sun8i-v3s.dtsi b/arch/arm/boot/dts/sun8i-v3s.dtsi
index 0a895179d8ae..a37d68b227bc 100644
--- a/arch/arm/boot/dts/sun8i-v3s.dtsi
+++ b/arch/arm/boot/dts/sun8i-v3s.dtsi
@@ -297,6 +297,15 @@
function = "i2c0";
};
+ lcd_rgb666_pins: lcd_rgb666 at 0 {
+ pins = "PE0", "PE1", "PE2", "PE3", "PE4",
+ "PE5", "PE6", "PE7", "PE8", "PE9",
+ "PE10", "PE11", "PE12", "PE13", "PE14",
+ "PE15", "PE16", "PE17", "PE18", "PE19",
+ "PE23", "PE24";
+ function = "lcd";
+ };
+
uart0_pins_a: uart0 at 0 {
pins = "PB8", "PB9";
function = "uart0";
--
2.12.2
next prev parent reply other threads:[~2017-04-23 10:40 UTC|newest]
Thread overview: 55+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-04-23 10:37 [PATCH v5 00/11] Initial Allwinner Display Engine 2.0 Support Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` [PATCH v5 01/11] dt-bindings: add binding for the Allwinner DE2 CCU Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-28 17:52 ` Rob Herring
2017-04-28 17:52 ` Rob Herring
2017-04-28 17:52 ` Rob Herring
2017-04-28 17:52 ` Rob Herring
2017-04-23 10:37 ` [PATCH v5 02/11] clk: sunxi-ng: add support for " Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-24 8:51 ` Maxime Ripard
2017-04-24 8:51 ` Maxime Ripard
2017-04-24 8:51 ` Maxime Ripard
2017-04-24 10:26 ` [linux-sunxi] " icenowy
2017-04-24 10:26 ` icenowy at aosc.io
2017-04-24 10:26 ` icenowy-h8G6r0blFSE
2017-04-27 7:12 ` [linux-sunxi] " Maxime Ripard
2017-04-27 7:12 ` Maxime Ripard
2017-04-27 7:12 ` Maxime Ripard
2017-04-23 10:37 ` [PATCH v5 03/11] dt-bindings: add bindings for DE2 on V3s SoC Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` [PATCH v5 04/11] drm/sun4i: return only planes for layers created Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` [PATCH v5 05/11] drm/sun4i: abstract a engine type Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-24 9:05 ` Maxime Ripard
2017-04-24 9:05 ` Maxime Ripard
2017-04-24 9:05 ` Maxime Ripard
2017-04-23 10:37 ` [PATCH v5 06/11] drm/sun4i: add support for Allwinner DE2 mixers Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` [PATCH v5 07/11] drm/sun4i: Add compatible string for V3s display engine Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` [PATCH v5 08/11] drm/sun4i: tcon: add support for V3s TCON Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` [PATCH v5 09/11] ARM: dts: sun8i: add DE2 nodes for V3s SoC Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-24 9:06 ` Maxime Ripard
2017-04-24 9:06 ` Maxime Ripard
2017-04-24 9:06 ` Maxime Ripard
2017-04-23 10:37 ` Icenowy Zheng [this message]
2017-04-23 10:37 ` [PATCH v5 10/11] ARM: dts: sun8i: add pinmux for LCD pins of " Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` [PATCH v5 11/11] [DO NOT MERGE] ARM: dts: sun8i: enable LCD panel of Lichee Pi Zero Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
2017-04-23 10:37 ` Icenowy Zheng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170423103754.50012-11-icenowy@aosc.io \
--to=icenowy@aosc.io \
--cc=devicetree@vger.kernel.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=jernej.skrabec@siol.net \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=maxime.ripard@free-electrons.com \
--cc=robh+dt@kernel.org \
--cc=wens@csie.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.