From: "Niklas Söderlund" <niklas.soderlund@ragnatech.se> To: Geert Uytterhoeven <geert+renesas@glider.be> Cc: Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@codeaurora.org>, linux-clk@vger.kernel.org, linux-renesas-soc@vger.kernel.org Subject: Re: [PATCH 06/10] clk: renesas: Add r8a7794 CPG Core Clock Definitions Date: Fri, 28 Apr 2017 14:49:59 +0200 [thread overview] Message-ID: <20170428124959.GJ1532@bigcity.dyn.berto.se> (raw) In-Reply-To: <1493139200-27396-7-git-send-email-geert+renesas@glider.be> Hi Geert, On 2017-04-25 18:53:16 +0200, Geert Uytterhoeven wrote: > Add all R-Car E2 Clock Pulse Generator Core Clock Outputs, as listed in > Table 7.2d ("List of Clocks [R-Car E2]") of the R-Car Gen2 Hardware > User's Manual rev. 2.00. > > Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> > --- > include/dt-bindings/clock/r8a7794-cpg-mssr.h | 47 ++++++++++++++++++++++++++++ > 1 file changed, 47 insertions(+) > create mode 100644 include/dt-bindings/clock/r8a7794-cpg-mssr.h > > diff --git a/include/dt-bindings/clock/r8a7794-cpg-mssr.h b/include/dt-bindings/clock/r8a7794-cpg-mssr.h > new file mode 100644 > index 0000000000000000..9d720311ae3a229a > --- /dev/null > +++ b/include/dt-bindings/clock/r8a7794-cpg-mssr.h > @@ -0,0 +1,47 @@ > +/* > + * Copyright (C) 2015 Renesas Electronics Corp. > + * > + * This program is free software; you can redistribute it and/or modify > + * it under the terms of the GNU General Public License as published by > + * the Free Software Foundation; either version 2 of the License, or > + * (at your option) any later version. > + */ > + > +#ifndef __DT_BINDINGS_CLOCK_R8A7794_CPG_MSSR_H__ > +#define __DT_BINDINGS_CLOCK_R8A7794_CPG_MSSR_H__ > + > +#include <dt-bindings/clock/renesas-cpg-mssr.h> > + > +/* r8a7794 CPG Core Clocks */ > +#define R8A7794_CLK_Z2 0 > +#define R8A7794_CLK_ZG 1 > +#define R8A7794_CLK_ZTR 2 > +#define R8A7794_CLK_ZTRD2 3 > +#define R8A7794_CLK_ZT 4 > +#define R8A7794_CLK_ZX 5 > +#define R8A7794_CLK_ZS 6 > +#define R8A7794_CLK_HP 7 > +#define R8A7794_CLK_I 8 > +#define R8A7794_CLK_B 9 > +#define R8A7794_CLK_LB 10 > +#define R8A7794_CLK_P 11 > +#define R8A7794_CLK_CL 12 > +#define R8A7794_CLK_CP 13 > +#define R8A7794_CLK_M2 14 > +#define R8A7794_CLK_ADSP 15 > +#define R8A7794_CLK_ZB3 16 > +#define R8A7794_CLK_ZB3D2 17 > +#define R8A7794_CLK_DDR 18 > +#define R8A7794_CLK_SDH 19 > +#define R8A7794_CLK_SD0 20 > +#define R8A7794_CLK_SD2 21 > +#define R8A7794_CLK_SD3 22 > +#define R8A7794_CLK_MMC0 23 > +#define R8A7794_CLK_MP 24 > +#define R8A7794_CLK_QSPI 25 > +#define R8A7794_CLK_CPEX 26 > +#define R8A7794_CLK_RCAN 27 > +#define R8A7794_CLK_R 28 > +#define R8A7794_CLK_OSC 29 The last two are called RCLK and OSCCLK in the Table 7.2d ("List of Clocks [R-Car E2]"). I'm sure this is intentional on your side, and if so: Reviewed-by: Niklas S�derlund <niklas.soderlund+renesas@ragnatech.se> > + > +#endif /* __DT_BINDINGS_CLOCK_R8A7794_CPG_MSSR_H__ */ > -- > 2.7.4 > -- Regards, Niklas S�derlund
WARNING: multiple messages have this Message-ID (diff)
From: "Niklas Söderlund" <niklas.soderlund@ragnatech.se> To: Geert Uytterhoeven <geert+renesas@glider.be> Cc: Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@codeaurora.org>, linux-clk@vger.kernel.org, linux-renesas-soc@vger.kernel.org Subject: Re: [PATCH 06/10] clk: renesas: Add r8a7794 CPG Core Clock Definitions Date: Fri, 28 Apr 2017 14:49:59 +0200 [thread overview] Message-ID: <20170428124959.GJ1532@bigcity.dyn.berto.se> (raw) In-Reply-To: <1493139200-27396-7-git-send-email-geert+renesas@glider.be> Hi Geert, On 2017-04-25 18:53:16 +0200, Geert Uytterhoeven wrote: > Add all R-Car E2 Clock Pulse Generator Core Clock Outputs, as listed in > Table 7.2d ("List of Clocks [R-Car E2]") of the R-Car Gen2 Hardware > User's Manual rev. 2.00. > > Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> > --- > include/dt-bindings/clock/r8a7794-cpg-mssr.h | 47 ++++++++++++++++++++++++++++ > 1 file changed, 47 insertions(+) > create mode 100644 include/dt-bindings/clock/r8a7794-cpg-mssr.h > > diff --git a/include/dt-bindings/clock/r8a7794-cpg-mssr.h b/include/dt-bindings/clock/r8a7794-cpg-mssr.h > new file mode 100644 > index 0000000000000000..9d720311ae3a229a > --- /dev/null > +++ b/include/dt-bindings/clock/r8a7794-cpg-mssr.h > @@ -0,0 +1,47 @@ > +/* > + * Copyright (C) 2015 Renesas Electronics Corp. > + * > + * This program is free software; you can redistribute it and/or modify > + * it under the terms of the GNU General Public License as published by > + * the Free Software Foundation; either version 2 of the License, or > + * (at your option) any later version. > + */ > + > +#ifndef __DT_BINDINGS_CLOCK_R8A7794_CPG_MSSR_H__ > +#define __DT_BINDINGS_CLOCK_R8A7794_CPG_MSSR_H__ > + > +#include <dt-bindings/clock/renesas-cpg-mssr.h> > + > +/* r8a7794 CPG Core Clocks */ > +#define R8A7794_CLK_Z2 0 > +#define R8A7794_CLK_ZG 1 > +#define R8A7794_CLK_ZTR 2 > +#define R8A7794_CLK_ZTRD2 3 > +#define R8A7794_CLK_ZT 4 > +#define R8A7794_CLK_ZX 5 > +#define R8A7794_CLK_ZS 6 > +#define R8A7794_CLK_HP 7 > +#define R8A7794_CLK_I 8 > +#define R8A7794_CLK_B 9 > +#define R8A7794_CLK_LB 10 > +#define R8A7794_CLK_P 11 > +#define R8A7794_CLK_CL 12 > +#define R8A7794_CLK_CP 13 > +#define R8A7794_CLK_M2 14 > +#define R8A7794_CLK_ADSP 15 > +#define R8A7794_CLK_ZB3 16 > +#define R8A7794_CLK_ZB3D2 17 > +#define R8A7794_CLK_DDR 18 > +#define R8A7794_CLK_SDH 19 > +#define R8A7794_CLK_SD0 20 > +#define R8A7794_CLK_SD2 21 > +#define R8A7794_CLK_SD3 22 > +#define R8A7794_CLK_MMC0 23 > +#define R8A7794_CLK_MP 24 > +#define R8A7794_CLK_QSPI 25 > +#define R8A7794_CLK_CPEX 26 > +#define R8A7794_CLK_RCAN 27 > +#define R8A7794_CLK_R 28 > +#define R8A7794_CLK_OSC 29 The last two are called RCLK and OSCCLK in the Table 7.2d ("List of Clocks [R-Car E2]"). I'm sure this is intentional on your side, and if so: Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se> > + > +#endif /* __DT_BINDINGS_CLOCK_R8A7794_CPG_MSSR_H__ */ > -- > 2.7.4 > -- Regards, Niklas Söderlund
next prev parent reply other threads:[~2017-04-28 12:50 UTC|newest] Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-04-25 16:53 [PATCH 00/10] clk: renesas: rcar-gen2: Add new CPG/MSSR drivers Geert Uytterhoeven [not found] ` <1493139200-27396-1-git-send-email-geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org> 2017-04-25 16:53 ` [PATCH 01/10] clk: renesas: cpg-mssr: Document R-Car Gen2 support Geert Uytterhoeven 2017-04-25 16:53 ` Geert Uytterhoeven [not found] ` <1493139200-27396-2-git-send-email-geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org> 2017-04-28 19:42 ` Rob Herring 2017-04-28 19:42 ` Rob Herring 2017-04-25 16:53 ` [PATCH 02/10] clk: renesas: Add r8a7790 CPG Core Clock Definitions Geert Uytterhoeven 2017-04-28 12:38 ` Niklas Söderlund 2017-04-28 12:38 ` Niklas Söderlund 2017-04-28 12:45 ` Geert Uytterhoeven 2017-04-28 12:45 ` Geert Uytterhoeven 2017-04-25 16:53 ` [PATCH 03/10] clk: renesas: Add r8a7791 " Geert Uytterhoeven 2017-04-28 12:42 ` Niklas Söderlund 2017-04-28 12:42 ` Niklas Söderlund 2017-04-25 16:53 ` [PATCH 04/10] clk: renesas: Add r8a7792 " Geert Uytterhoeven 2017-04-28 12:44 ` Niklas Söderlund 2017-04-28 12:44 ` Niklas Söderlund 2017-04-25 16:53 ` [PATCH 05/10] clk: renesas: Add r8a7793 " Geert Uytterhoeven 2017-04-28 12:46 ` Niklas Söderlund 2017-04-28 12:46 ` Niklas Söderlund 2017-04-25 16:53 ` [PATCH 06/10] clk: renesas: Add r8a7794 " Geert Uytterhoeven 2017-04-28 12:49 ` Niklas Söderlund [this message] 2017-04-28 12:49 ` Niklas Söderlund 2017-04-25 16:53 ` [PATCH 07/10] clk: renesas: r8a7790: Add new CPG/MSSR driver Geert Uytterhoeven 2017-04-25 16:53 ` [PATCH 08/10] clk: renesas: r8a7791/r8a7793: " Geert Uytterhoeven 2017-04-25 16:53 ` [PATCH 09/10] clk: renesas: r8a7792: " Geert Uytterhoeven 2017-04-25 16:53 ` [PATCH 10/10] clk: renesas: r8a7794: " Geert Uytterhoeven
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20170428124959.GJ1532@bigcity.dyn.berto.se \ --to=niklas.soderlund@ragnatech.se \ --cc=geert+renesas@glider.be \ --cc=linux-clk@vger.kernel.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=mturquette@baylibre.com \ --cc=sboyd@codeaurora.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.