From: Priit Laes <plaes-q/aMd4JkU83YtjvyW6yDsg@public.gmane.org>
To: Mesih Kilinc <mesihkilinc-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
Cc: devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-clk-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-gpio-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org,
Maxime Ripard
<maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>,
Chen-Yu Tsai <wens-jdAy2FN1RRM@public.gmane.org>,
Russell King <linux-I+IVW8TIWO2tmTQ+vhA3Yw@public.gmane.org>,
Daniel Lezcano
<daniel.lezcano-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>,
Marc Zyngier <marc.zyngier-5wv7dgnIgG8@public.gmane.org>,
Linus Walleij
<linus.walleij-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>,
Icenowy Zheng <icenowy-h8G6r0blFSE@public.gmane.org>,
Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>,
Julian Calaby
<julian.calaby-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
Subject: Re: [PATCH v5 00/17] initial support for "suniv" Allwinner new ARM9 SoC
Date: Thu, 29 Nov 2018 21:47:30 +0000 [thread overview]
Message-ID: <20181129214730.6d6aju4jurai6rmv@plaes.org> (raw)
In-Reply-To: <cover.1543443475.git.mesihkilinc-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
On Thu, Nov 29, 2018 at 01:33:10AM +0300, Mesih Kilinc wrote:
> This is the fifth version of patchset for Allwinner ARMv5 F1C100s
> SoC. Addressed comments from Maxime Ripard and Rob Herring, added signatures.
IIRC, the original author of these patches was Icenowy, what happened to this?
>
> Changes since v4:
> - Patch "dt-bindings: pinctrl: Add Allwinner suniv F1C100s pinctrl"
> - This patch applied for 4.21.
> - Patch "pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)"
> - This patch applied for 4.21.
> - Patch "dt-bindings: clock: Add Allwinner suniv F1C100s CCU"
> - Fixed license identifier position
> - Added DMA fields.
> - Patch "clk: sunxi-ng: add support for suniv F1C100s SoC"
> - Added DMA reset and clock support.
> - Patch "ARM: dts: suniv: add initial DTSI file for F1C100s"
> - Remove dt-binding headers.
> - Fix uart0 pin label.
> - Patch "ARM: suniv: f1c100s: add device tree for Lichee Pi Nano"
> - Fix uart0 pin label.
>
> Changes since v3:
> - Patch "ARM: Check ARCH_MULTI_V7 to differentiate ARMv5/v7 Allwinner SoCs"
> - Remove CONFIG_ARCH_SUNXI_Vx. Use ARCH_MULTI_Vx to differentiate SoC's
> - Change KConfig ARCH_SUNXI selection: 'select' to 'default'.
> - Patch "irqchip/sun4i: Add a struct to hold global variables"
> - Split irq_sun4i.c changes to 3 patch.
> - Patch "pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)"
> - pinctrl-suniv-f1c100s: remove: disable_strict_mode = true
> - Patch "ARM: dts: suniv: add initial DTSI file for F1C100s"
> - suniv-f1c100s.dtsi: remove unnecessary componenets.
> - Instead of patching drivers, add original compatible string with
> f1c100s compatibles.
> - Add Acked-by signatures.
>
> Changes since v2:
> - Patch "ARM: sunxi: add Allwinner ARMv5 SoCs"
> - Move SUN4I_TIMER option to ARCH_SUNXI
> - Added help text for MACH_SUNIV
> - Patch "irqchip/sun4i: add support for suniv interrupt controller"
> - Defined sunxi_irq_chip_data struct and used it to differentiate
> registers between different chips.
> - Patch " ARM: dts: suniv: add initial DTSI file for F1C100s"
> - Removed unnecessary fake clock.
> - Fixed compatible strings.
>
> Changes since v1:
> - Patch "ARM: add CONFIG_ARCH_SUNXI_V7 for differentiate ARMv5/v7
> Allwinner SoCs"
> - Instead of using a common bool config use a common menuconfig.
> - Use ARCH_MULTI_V7 to differentiate V7 SoCs.
> - Addressed comment from Julian Calaby
> - Patch "ARM: sunxi: add Allwinner ARMv5 SoCs"
> - Use ARCH_MULTI_V5 to differentiate V5 SoCs.
> - removed "allwinner,suniv" board compatible string
> - Added dt-bindings
> - Patch "irqchip/sun4i: add support for suniv interrupt controller"
> - Added dt-bindings
> - Changed "allwinner,suniv-ic" to "allwinner,suniv-f1c100s-ic"
> - Patch "clocksource: sun4i: add a compatible for suniv"
> - Added dt-bindings
> - Changed "allwinner,suniv-timer" to "allwinner,suniv-f1c100s-timer"
> - Patch "pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)"
> - Added dt-bindings
> - Renamed suniv-pinctrl to suniv-f1c100s-pinctrl
> - Patch "clk: sunxi-ng: add support for suniv F1C100s SoC"
> - Added dt-bindings
> - Renamed suniv-ccu to suniv-f1c100s-ccu
> - Patch "ARM: suniv: f1c100s: add device tree for Lichee Pi Nano"
> - Addressed comment from Rask Ingemann Lambertsen
>
> Thanks!
>
> Mesih Kilinc (17):
> ARM: Check ARCH_MULTI_V7 to differentiate ARMv5/v7 Allwinner SoCs
> dt-bindings: arm: Add new Allwinner ARMv5 F1C100s SoC
> ARM: sunxi: add Allwinner ARMv5 SoCs
> dt-bindings: interrupt-controller: Add suniv interrupt-controller
> irqchip/sun4i: Add a struct to hold global variables
> irqchip/sun4i: Move IC specific register offsets to struct
> irqchip/sun4i: Add support for Allwinner ARMv5 F1C100s
> dt-bindings: timer: Add Allwinner suniv timer
> clocksource: sun4i: add a compatible for suniv
> dt-bindings: pinctrl: Add Allwinner suniv F1C100s pinctrl
> pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)
> dt-bindings: clock: Add Allwinner suniv F1C100s CCU
> clk: sunxi-ng: add support for suniv F1C100s SoC
> dt-bindings: sram: Add Allwinner suniv F1C100s
> dt-bindings: watchdog: Add Allwinner ARMv5 F1C100s wdt
> ARM: dts: suniv: add initial DTSI file for F1C100s
> ARM: suniv: f1c100s: add device tree for Lichee Pi Nano
>
> Documentation/devicetree/bindings/arm/sunxi.txt | 1 +
> .../devicetree/bindings/clock/sunxi-ccu.txt | 1 +
> .../interrupt-controller/allwinner,sun4i-ic.txt | 4 +-
> .../bindings/pinctrl/allwinner,sunxi-pinctrl.txt | 1 +
> .../devicetree/bindings/sram/sunxi-sram.txt | 4 +
> .../bindings/timer/allwinner,sun4i-timer.txt | 4 +-
> .../devicetree/bindings/watchdog/sunxi-wdt.txt | 1 +
> arch/arm/boot/dts/Makefile | 2 +
> arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts | 26 +
> arch/arm/boot/dts/suniv-f1c100s.dtsi | 147 ++++++
> arch/arm/mach-sunxi/Kconfig | 19 +-
> arch/arm/mach-sunxi/sunxi.c | 10 +
> drivers/clk/sunxi-ng/Kconfig | 5 +
> drivers/clk/sunxi-ng/Makefile | 1 +
> drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c | 541 +++++++++++++++++++++
> drivers/clk/sunxi-ng/ccu-suniv-f1c100s.h | 34 ++
> drivers/clocksource/sun4i_timer.c | 5 +-
> drivers/irqchip/irq-sun4i.c | 106 ++--
> drivers/pinctrl/sunxi/Kconfig | 4 +
> drivers/pinctrl/sunxi/Makefile | 1 +
> drivers/pinctrl/sunxi/pinctrl-suniv-f1c100s.c | 416 ++++++++++++++++
> include/dt-bindings/clock/suniv-ccu-f1c100s.h | 70 +++
> include/dt-bindings/reset/suniv-ccu-f1c100s.h | 38 ++
> 23 files changed, 1408 insertions(+), 33 deletions(-)
> create mode 100644 arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts
> create mode 100644 arch/arm/boot/dts/suniv-f1c100s.dtsi
> create mode 100644 drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c
> create mode 100644 drivers/clk/sunxi-ng/ccu-suniv-f1c100s.h
> create mode 100644 drivers/pinctrl/sunxi/pinctrl-suniv-f1c100s.c
> create mode 100644 include/dt-bindings/clock/suniv-ccu-f1c100s.h
> create mode 100644 include/dt-bindings/reset/suniv-ccu-f1c100s.h
>
> --
> 2.7.4
>
> --
> You received this message because you are subscribed to the Google Groups "linux-sunxi" group.
> To unsubscribe from this group and stop receiving emails from it, send an email to linux-sunxi+unsubscribe-/JYPxA39Uh5TLH3MbocFF+G/Ez6ZCGd0@public.gmane.org
> For more options, visit https://groups.google.com/d/optout.
WARNING: multiple messages have this Message-ID (diff)
From: Priit Laes <plaes@plaes.org>
To: Mesih Kilinc <mesihkilinc@gmail.com>
Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
linux-gpio@vger.kernel.org, linux-sunxi@googlegroups.com,
Maxime Ripard <maxime.ripard@free-electrons.com>,
Chen-Yu Tsai <wens@csie.org>,
Russell King <linux@armlinux.org.uk>,
Daniel Lezcano <daniel.lezcano@linaro.org>,
Marc Zyngier <marc.zyngier@arm.com>,
Linus Walleij <linus.walleij@linaro.org>,
Icenowy Zheng <icenowy@aosc.io>, Rob Herring <robh+dt@kernel.org>,
Julian Calaby <julian.calaby@gmail.com>
Subject: Re: [linux-sunxi] [PATCH v5 00/17] initial support for "suniv" Allwinner new ARM9 SoC
Date: Thu, 29 Nov 2018 21:47:30 +0000 [thread overview]
Message-ID: <20181129214730.6d6aju4jurai6rmv@plaes.org> (raw)
In-Reply-To: <cover.1543443475.git.mesihkilinc@gmail.com>
On Thu, Nov 29, 2018 at 01:33:10AM +0300, Mesih Kilinc wrote:
> This is the fifth version of patchset for Allwinner ARMv5 F1C100s
> SoC. Addressed comments from Maxime Ripard and Rob Herring, added signatures.
IIRC, the original author of these patches was Icenowy, what happened to this?
>
> Changes since v4:
> - Patch "dt-bindings: pinctrl: Add Allwinner suniv F1C100s pinctrl"
> - This patch applied for 4.21.
> - Patch "pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)"
> - This patch applied for 4.21.
> - Patch "dt-bindings: clock: Add Allwinner suniv F1C100s CCU"
> - Fixed license identifier position
> - Added DMA fields.
> - Patch "clk: sunxi-ng: add support for suniv F1C100s SoC"
> - Added DMA reset and clock support.
> - Patch "ARM: dts: suniv: add initial DTSI file for F1C100s"
> - Remove dt-binding headers.
> - Fix uart0 pin label.
> - Patch "ARM: suniv: f1c100s: add device tree for Lichee Pi Nano"
> - Fix uart0 pin label.
>
> Changes since v3:
> - Patch "ARM: Check ARCH_MULTI_V7 to differentiate ARMv5/v7 Allwinner SoCs"
> - Remove CONFIG_ARCH_SUNXI_Vx. Use ARCH_MULTI_Vx to differentiate SoC's
> - Change KConfig ARCH_SUNXI selection: 'select' to 'default'.
> - Patch "irqchip/sun4i: Add a struct to hold global variables"
> - Split irq_sun4i.c changes to 3 patch.
> - Patch "pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)"
> - pinctrl-suniv-f1c100s: remove: disable_strict_mode = true
> - Patch "ARM: dts: suniv: add initial DTSI file for F1C100s"
> - suniv-f1c100s.dtsi: remove unnecessary componenets.
> - Instead of patching drivers, add original compatible string with
> f1c100s compatibles.
> - Add Acked-by signatures.
>
> Changes since v2:
> - Patch "ARM: sunxi: add Allwinner ARMv5 SoCs"
> - Move SUN4I_TIMER option to ARCH_SUNXI
> - Added help text for MACH_SUNIV
> - Patch "irqchip/sun4i: add support for suniv interrupt controller"
> - Defined sunxi_irq_chip_data struct and used it to differentiate
> registers between different chips.
> - Patch " ARM: dts: suniv: add initial DTSI file for F1C100s"
> - Removed unnecessary fake clock.
> - Fixed compatible strings.
>
> Changes since v1:
> - Patch "ARM: add CONFIG_ARCH_SUNXI_V7 for differentiate ARMv5/v7
> Allwinner SoCs"
> - Instead of using a common bool config use a common menuconfig.
> - Use ARCH_MULTI_V7 to differentiate V7 SoCs.
> - Addressed comment from Julian Calaby
> - Patch "ARM: sunxi: add Allwinner ARMv5 SoCs"
> - Use ARCH_MULTI_V5 to differentiate V5 SoCs.
> - removed "allwinner,suniv" board compatible string
> - Added dt-bindings
> - Patch "irqchip/sun4i: add support for suniv interrupt controller"
> - Added dt-bindings
> - Changed "allwinner,suniv-ic" to "allwinner,suniv-f1c100s-ic"
> - Patch "clocksource: sun4i: add a compatible for suniv"
> - Added dt-bindings
> - Changed "allwinner,suniv-timer" to "allwinner,suniv-f1c100s-timer"
> - Patch "pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)"
> - Added dt-bindings
> - Renamed suniv-pinctrl to suniv-f1c100s-pinctrl
> - Patch "clk: sunxi-ng: add support for suniv F1C100s SoC"
> - Added dt-bindings
> - Renamed suniv-ccu to suniv-f1c100s-ccu
> - Patch "ARM: suniv: f1c100s: add device tree for Lichee Pi Nano"
> - Addressed comment from Rask Ingemann Lambertsen
>
> Thanks!
>
> Mesih Kilinc (17):
> ARM: Check ARCH_MULTI_V7 to differentiate ARMv5/v7 Allwinner SoCs
> dt-bindings: arm: Add new Allwinner ARMv5 F1C100s SoC
> ARM: sunxi: add Allwinner ARMv5 SoCs
> dt-bindings: interrupt-controller: Add suniv interrupt-controller
> irqchip/sun4i: Add a struct to hold global variables
> irqchip/sun4i: Move IC specific register offsets to struct
> irqchip/sun4i: Add support for Allwinner ARMv5 F1C100s
> dt-bindings: timer: Add Allwinner suniv timer
> clocksource: sun4i: add a compatible for suniv
> dt-bindings: pinctrl: Add Allwinner suniv F1C100s pinctrl
> pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)
> dt-bindings: clock: Add Allwinner suniv F1C100s CCU
> clk: sunxi-ng: add support for suniv F1C100s SoC
> dt-bindings: sram: Add Allwinner suniv F1C100s
> dt-bindings: watchdog: Add Allwinner ARMv5 F1C100s wdt
> ARM: dts: suniv: add initial DTSI file for F1C100s
> ARM: suniv: f1c100s: add device tree for Lichee Pi Nano
>
> Documentation/devicetree/bindings/arm/sunxi.txt | 1 +
> .../devicetree/bindings/clock/sunxi-ccu.txt | 1 +
> .../interrupt-controller/allwinner,sun4i-ic.txt | 4 +-
> .../bindings/pinctrl/allwinner,sunxi-pinctrl.txt | 1 +
> .../devicetree/bindings/sram/sunxi-sram.txt | 4 +
> .../bindings/timer/allwinner,sun4i-timer.txt | 4 +-
> .../devicetree/bindings/watchdog/sunxi-wdt.txt | 1 +
> arch/arm/boot/dts/Makefile | 2 +
> arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts | 26 +
> arch/arm/boot/dts/suniv-f1c100s.dtsi | 147 ++++++
> arch/arm/mach-sunxi/Kconfig | 19 +-
> arch/arm/mach-sunxi/sunxi.c | 10 +
> drivers/clk/sunxi-ng/Kconfig | 5 +
> drivers/clk/sunxi-ng/Makefile | 1 +
> drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c | 541 +++++++++++++++++++++
> drivers/clk/sunxi-ng/ccu-suniv-f1c100s.h | 34 ++
> drivers/clocksource/sun4i_timer.c | 5 +-
> drivers/irqchip/irq-sun4i.c | 106 ++--
> drivers/pinctrl/sunxi/Kconfig | 4 +
> drivers/pinctrl/sunxi/Makefile | 1 +
> drivers/pinctrl/sunxi/pinctrl-suniv-f1c100s.c | 416 ++++++++++++++++
> include/dt-bindings/clock/suniv-ccu-f1c100s.h | 70 +++
> include/dt-bindings/reset/suniv-ccu-f1c100s.h | 38 ++
> 23 files changed, 1408 insertions(+), 33 deletions(-)
> create mode 100644 arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts
> create mode 100644 arch/arm/boot/dts/suniv-f1c100s.dtsi
> create mode 100644 drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c
> create mode 100644 drivers/clk/sunxi-ng/ccu-suniv-f1c100s.h
> create mode 100644 drivers/pinctrl/sunxi/pinctrl-suniv-f1c100s.c
> create mode 100644 include/dt-bindings/clock/suniv-ccu-f1c100s.h
> create mode 100644 include/dt-bindings/reset/suniv-ccu-f1c100s.h
>
> --
> 2.7.4
>
> --
> You received this message because you are subscribed to the Google Groups "linux-sunxi" group.
> To unsubscribe from this group and stop receiving emails from it, send an email to linux-sunxi+unsubscribe@googlegroups.com.
> For more options, visit https://groups.google.com/d/optout.
WARNING: multiple messages have this Message-ID (diff)
From: Priit Laes <plaes@plaes.org>
To: Mesih Kilinc <mesihkilinc@gmail.com>
Cc: devicetree@vger.kernel.org, Marc Zyngier <marc.zyngier@arm.com>,
Julian Calaby <julian.calaby@gmail.com>,
Linus Walleij <linus.walleij@linaro.org>,
Daniel Lezcano <daniel.lezcano@linaro.org>,
linux-kernel@vger.kernel.org,
Russell King <linux@armlinux.org.uk>,
linux-gpio@vger.kernel.org, linux-sunxi@googlegroups.com,
Rob Herring <robh+dt@kernel.org>,
Maxime Ripard <maxime.ripard@free-electrons.com>,
Chen-Yu Tsai <wens@csie.org>,
linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
Icenowy Zheng <icenowy@aosc.io>
Subject: Re: [linux-sunxi] [PATCH v5 00/17] initial support for "suniv" Allwinner new ARM9 SoC
Date: Thu, 29 Nov 2018 21:47:30 +0000 [thread overview]
Message-ID: <20181129214730.6d6aju4jurai6rmv@plaes.org> (raw)
In-Reply-To: <cover.1543443475.git.mesihkilinc@gmail.com>
On Thu, Nov 29, 2018 at 01:33:10AM +0300, Mesih Kilinc wrote:
> This is the fifth version of patchset for Allwinner ARMv5 F1C100s
> SoC. Addressed comments from Maxime Ripard and Rob Herring, added signatures.
IIRC, the original author of these patches was Icenowy, what happened to this?
>
> Changes since v4:
> - Patch "dt-bindings: pinctrl: Add Allwinner suniv F1C100s pinctrl"
> - This patch applied for 4.21.
> - Patch "pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)"
> - This patch applied for 4.21.
> - Patch "dt-bindings: clock: Add Allwinner suniv F1C100s CCU"
> - Fixed license identifier position
> - Added DMA fields.
> - Patch "clk: sunxi-ng: add support for suniv F1C100s SoC"
> - Added DMA reset and clock support.
> - Patch "ARM: dts: suniv: add initial DTSI file for F1C100s"
> - Remove dt-binding headers.
> - Fix uart0 pin label.
> - Patch "ARM: suniv: f1c100s: add device tree for Lichee Pi Nano"
> - Fix uart0 pin label.
>
> Changes since v3:
> - Patch "ARM: Check ARCH_MULTI_V7 to differentiate ARMv5/v7 Allwinner SoCs"
> - Remove CONFIG_ARCH_SUNXI_Vx. Use ARCH_MULTI_Vx to differentiate SoC's
> - Change KConfig ARCH_SUNXI selection: 'select' to 'default'.
> - Patch "irqchip/sun4i: Add a struct to hold global variables"
> - Split irq_sun4i.c changes to 3 patch.
> - Patch "pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)"
> - pinctrl-suniv-f1c100s: remove: disable_strict_mode = true
> - Patch "ARM: dts: suniv: add initial DTSI file for F1C100s"
> - suniv-f1c100s.dtsi: remove unnecessary componenets.
> - Instead of patching drivers, add original compatible string with
> f1c100s compatibles.
> - Add Acked-by signatures.
>
> Changes since v2:
> - Patch "ARM: sunxi: add Allwinner ARMv5 SoCs"
> - Move SUN4I_TIMER option to ARCH_SUNXI
> - Added help text for MACH_SUNIV
> - Patch "irqchip/sun4i: add support for suniv interrupt controller"
> - Defined sunxi_irq_chip_data struct and used it to differentiate
> registers between different chips.
> - Patch " ARM: dts: suniv: add initial DTSI file for F1C100s"
> - Removed unnecessary fake clock.
> - Fixed compatible strings.
>
> Changes since v1:
> - Patch "ARM: add CONFIG_ARCH_SUNXI_V7 for differentiate ARMv5/v7
> Allwinner SoCs"
> - Instead of using a common bool config use a common menuconfig.
> - Use ARCH_MULTI_V7 to differentiate V7 SoCs.
> - Addressed comment from Julian Calaby
> - Patch "ARM: sunxi: add Allwinner ARMv5 SoCs"
> - Use ARCH_MULTI_V5 to differentiate V5 SoCs.
> - removed "allwinner,suniv" board compatible string
> - Added dt-bindings
> - Patch "irqchip/sun4i: add support for suniv interrupt controller"
> - Added dt-bindings
> - Changed "allwinner,suniv-ic" to "allwinner,suniv-f1c100s-ic"
> - Patch "clocksource: sun4i: add a compatible for suniv"
> - Added dt-bindings
> - Changed "allwinner,suniv-timer" to "allwinner,suniv-f1c100s-timer"
> - Patch "pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)"
> - Added dt-bindings
> - Renamed suniv-pinctrl to suniv-f1c100s-pinctrl
> - Patch "clk: sunxi-ng: add support for suniv F1C100s SoC"
> - Added dt-bindings
> - Renamed suniv-ccu to suniv-f1c100s-ccu
> - Patch "ARM: suniv: f1c100s: add device tree for Lichee Pi Nano"
> - Addressed comment from Rask Ingemann Lambertsen
>
> Thanks!
>
> Mesih Kilinc (17):
> ARM: Check ARCH_MULTI_V7 to differentiate ARMv5/v7 Allwinner SoCs
> dt-bindings: arm: Add new Allwinner ARMv5 F1C100s SoC
> ARM: sunxi: add Allwinner ARMv5 SoCs
> dt-bindings: interrupt-controller: Add suniv interrupt-controller
> irqchip/sun4i: Add a struct to hold global variables
> irqchip/sun4i: Move IC specific register offsets to struct
> irqchip/sun4i: Add support for Allwinner ARMv5 F1C100s
> dt-bindings: timer: Add Allwinner suniv timer
> clocksource: sun4i: add a compatible for suniv
> dt-bindings: pinctrl: Add Allwinner suniv F1C100s pinctrl
> pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs)
> dt-bindings: clock: Add Allwinner suniv F1C100s CCU
> clk: sunxi-ng: add support for suniv F1C100s SoC
> dt-bindings: sram: Add Allwinner suniv F1C100s
> dt-bindings: watchdog: Add Allwinner ARMv5 F1C100s wdt
> ARM: dts: suniv: add initial DTSI file for F1C100s
> ARM: suniv: f1c100s: add device tree for Lichee Pi Nano
>
> Documentation/devicetree/bindings/arm/sunxi.txt | 1 +
> .../devicetree/bindings/clock/sunxi-ccu.txt | 1 +
> .../interrupt-controller/allwinner,sun4i-ic.txt | 4 +-
> .../bindings/pinctrl/allwinner,sunxi-pinctrl.txt | 1 +
> .../devicetree/bindings/sram/sunxi-sram.txt | 4 +
> .../bindings/timer/allwinner,sun4i-timer.txt | 4 +-
> .../devicetree/bindings/watchdog/sunxi-wdt.txt | 1 +
> arch/arm/boot/dts/Makefile | 2 +
> arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts | 26 +
> arch/arm/boot/dts/suniv-f1c100s.dtsi | 147 ++++++
> arch/arm/mach-sunxi/Kconfig | 19 +-
> arch/arm/mach-sunxi/sunxi.c | 10 +
> drivers/clk/sunxi-ng/Kconfig | 5 +
> drivers/clk/sunxi-ng/Makefile | 1 +
> drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c | 541 +++++++++++++++++++++
> drivers/clk/sunxi-ng/ccu-suniv-f1c100s.h | 34 ++
> drivers/clocksource/sun4i_timer.c | 5 +-
> drivers/irqchip/irq-sun4i.c | 106 ++--
> drivers/pinctrl/sunxi/Kconfig | 4 +
> drivers/pinctrl/sunxi/Makefile | 1 +
> drivers/pinctrl/sunxi/pinctrl-suniv-f1c100s.c | 416 ++++++++++++++++
> include/dt-bindings/clock/suniv-ccu-f1c100s.h | 70 +++
> include/dt-bindings/reset/suniv-ccu-f1c100s.h | 38 ++
> 23 files changed, 1408 insertions(+), 33 deletions(-)
> create mode 100644 arch/arm/boot/dts/suniv-f1c100s-licheepi-nano.dts
> create mode 100644 arch/arm/boot/dts/suniv-f1c100s.dtsi
> create mode 100644 drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c
> create mode 100644 drivers/clk/sunxi-ng/ccu-suniv-f1c100s.h
> create mode 100644 drivers/pinctrl/sunxi/pinctrl-suniv-f1c100s.c
> create mode 100644 include/dt-bindings/clock/suniv-ccu-f1c100s.h
> create mode 100644 include/dt-bindings/reset/suniv-ccu-f1c100s.h
>
> --
> 2.7.4
>
> --
> You received this message because you are subscribed to the Google Groups "linux-sunxi" group.
> To unsubscribe from this group and stop receiving emails from it, send an email to linux-sunxi+unsubscribe@googlegroups.com.
> For more options, visit https://groups.google.com/d/optout.
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2018-11-29 21:47 UTC|newest]
Thread overview: 74+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-11-28 22:33 [PATCH v5 00/17] initial support for "suniv" Allwinner new ARM9 SoC Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
[not found] ` <cover.1543443475.git.mesihkilinc-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2018-11-28 22:33 ` [PATCH v5 01/17] ARM: Check ARCH_MULTI_V7 to differentiate ARMv5/v7 Allwinner SoCs Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 02/17] dt-bindings: arm: Add new Allwinner ARMv5 F1C100s SoC Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 03/17] ARM: sunxi: add Allwinner ARMv5 SoCs Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 04/17] dt-bindings: interrupt-controller: Add suniv interrupt-controller Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 05/17] irqchip/sun4i: Add a struct to hold global variables Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 06/17] irqchip/sun4i: Move IC specific register offsets to struct Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 07/17] irqchip/sun4i: Add support for Allwinner ARMv5 F1C100s Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 08/17] dt-bindings: timer: Add Allwinner suniv timer Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 09/17] clocksource: sun4i: add a compatible for suniv Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 10/17] dt-bindings: pinctrl: Add Allwinner suniv F1C100s pinctrl Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 11/17] pinctrl: sunxi: add support for suniv F1C100s (newer F-series SoCs) Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 12/17] dt-bindings: clock: Add Allwinner suniv F1C100s CCU Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-29 0:47 ` Stephen Boyd
2018-11-29 0:47 ` Stephen Boyd
2018-11-29 0:47 ` Stephen Boyd
2018-11-28 22:33 ` [PATCH v5 13/17] clk: sunxi-ng: add support for suniv F1C100s SoC Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-29 0:47 ` Stephen Boyd
2018-11-29 0:47 ` Stephen Boyd
2018-11-29 0:47 ` Stephen Boyd
[not found] ` <154345243603.88331.17915868280143383591-n1Xw8LXHxjTHt/MElyovVYaSKrA+ACpX0E9HWUfgJXw@public.gmane.org>
2018-11-29 6:39 ` Mesih Kilinc
2018-11-29 6:39 ` Mesih Kilinc
2018-11-29 6:39 ` Mesih Kilinc
2018-11-29 23:37 ` Stephen Boyd
2018-11-29 23:37 ` Stephen Boyd
[not found] ` <154353465409.88331.8677593357765162802-n1Xw8LXHxjTHt/MElyovVYaSKrA+ACpX0E9HWUfgJXw@public.gmane.org>
2018-12-02 20:26 ` Mesih Kilinc
2018-12-02 20:26 ` Mesih Kilinc
2018-12-02 20:26 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 14/17] dt-bindings: sram: Add Allwinner suniv F1C100s Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 15/17] dt-bindings: watchdog: Add Allwinner ARMv5 F1C100s wdt Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 16/17] ARM: dts: suniv: add initial DTSI file for F1C100s Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` [PATCH v5 17/17] ARM: suniv: f1c100s: add device tree for Lichee Pi Nano Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-28 22:33 ` Mesih Kilinc
2018-11-29 21:47 ` Priit Laes [this message]
2018-11-29 21:47 ` [linux-sunxi] [PATCH v5 00/17] initial support for "suniv" Allwinner new ARM9 SoC Priit Laes
2018-11-29 21:47 ` Priit Laes
[not found] ` <20181129214730.6d6aju4jurai6rmv-q/aMd4JkU83YtjvyW6yDsg@public.gmane.org>
2018-11-29 23:45 ` Icenowy Zheng
2018-11-29 23:45 ` [linux-sunxi] " Icenowy Zheng
2018-11-29 23:45 ` Icenowy Zheng
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181129214730.6d6aju4jurai6rmv@plaes.org \
--to=plaes-q/amd4jku83ytjvyw6ydsg@public.gmane.org \
--cc=daniel.lezcano-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org \
--cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=icenowy-h8G6r0blFSE@public.gmane.org \
--cc=julian.calaby-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
--cc=linus.walleij-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org \
--cc=linux-I+IVW8TIWO2tmTQ+vhA3Yw@public.gmane.org \
--cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=linux-clk-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-gpio-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org \
--cc=marc.zyngier-5wv7dgnIgG8@public.gmane.org \
--cc=maxime.ripard-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org \
--cc=mesihkilinc-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
--cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \
--cc=wens-jdAy2FN1RRM@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.