All of lore.kernel.org
 help / color / mirror / Atom feed
From: Thierry Reding <thierry.reding@gmail.com>
To: Vidya Sagar <vidyas@nvidia.com>
Cc: mark.rutland@arm.com, devicetree@vger.kernel.org,
	lorenzo.pieralisi@arm.com, mperttunen@nvidia.com,
	mmaddireddy@nvidia.com, linux-pci@vger.kernel.org,
	catalin.marinas@arm.com, will.deacon@arm.com,
	linux-kernel@vger.kernel.org, kthota@nvidia.com, kishon@ti.com,
	linux-tegra@vger.kernel.org, robh+dt@kernel.org,
	gustavo.pimentel@synopsys.com, jingoohan1@gmail.com,
	bhelgaas@google.com, jonathanh@nvidia.com,
	linux-arm-kernel@lists.infradead.org, sagar.tv@gmail.com
Subject: Re: [PATCH V7 13/15] phy: tegra: Add PCIe PIPE2UPHY support
Date: Tue, 21 May 2019 13:00:53 +0200	[thread overview]
Message-ID: <20190521110053.GM29166@ulmo> (raw)
In-Reply-To: <20190517123846.3708-14-vidyas@nvidia.com>


[-- Attachment #1.1: Type: text/plain, Size: 1824 bytes --]

On Fri, May 17, 2019 at 06:08:44PM +0530, Vidya Sagar wrote:
> Synopsys DesignWare core based PCIe controllers in Tegra 194 SoC interface
> with Universal PHY (UPHY) module through a PIPE2UPHY (P2U) module.
> For each PCIe lane of a controller, there is a P2U unit instantiated at
> hardware level. This driver provides support for the programming required
> for each P2U that is going to be used for a PCIe controller.
> 
> Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
> ---
> Changes since [v6]:
> * None
> 
> Changes since [v5]:
> * Addressed review comments from Thierry
> 
> Changes since [v4]:
> * None
> 
> Changes since [v3]:
> * Rebased on top of linux-next top of the tree
> 
> Changes since [v2]:
> * Replaced spaces with tabs in Kconfig file
> * Sorted header file inclusion alphabetically
> 
> Changes since [v1]:
> * Added COMPILE_TEST in Kconfig
> * Removed empty phy_ops implementations
> * Modified code according to DT documentation file modifications
> 
>  drivers/phy/tegra/Kconfig             |   7 ++
>  drivers/phy/tegra/Makefile            |   1 +
>  drivers/phy/tegra/pcie-p2u-tegra194.c | 109 ++++++++++++++++++++++++++
>  3 files changed, 117 insertions(+)
>  create mode 100644 drivers/phy/tegra/pcie-p2u-tegra194.c
> 
> diff --git a/drivers/phy/tegra/Kconfig b/drivers/phy/tegra/Kconfig
> index a3b1de953fb7..06d423fa85b4 100644
> --- a/drivers/phy/tegra/Kconfig
> +++ b/drivers/phy/tegra/Kconfig
> @@ -6,3 +6,10 @@ config PHY_TEGRA_XUSB
>  
>  	  To compile this driver as a module, choose M here: the module will
>  	  be called phy-tegra-xusb.
> +
> +config PHY_TEGRA194_PCIE_P2U
> +	tristate "NVIDIA Tegra P2U PHY Driver"

One more thing: perhaps make this description consistent with the driver
description in the source file.

Thierry

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

[-- Attachment #2: Type: text/plain, Size: 176 bytes --]

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

WARNING: multiple messages have this Message-ID (diff)
From: Thierry Reding <thierry.reding@gmail.com>
To: Vidya Sagar <vidyas@nvidia.com>
Cc: lorenzo.pieralisi@arm.com, bhelgaas@google.com,
	robh+dt@kernel.org, mark.rutland@arm.com, jonathanh@nvidia.com,
	kishon@ti.com, catalin.marinas@arm.com, will.deacon@arm.com,
	jingoohan1@gmail.com, gustavo.pimentel@synopsys.com,
	mperttunen@nvidia.com, linux-pci@vger.kernel.org,
	devicetree@vger.kernel.org, linux-tegra@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org, kthota@nvidia.com,
	mmaddireddy@nvidia.com, sagar.tv@gmail.com
Subject: Re: [PATCH V7 13/15] phy: tegra: Add PCIe PIPE2UPHY support
Date: Tue, 21 May 2019 13:00:53 +0200	[thread overview]
Message-ID: <20190521110053.GM29166@ulmo> (raw)
In-Reply-To: <20190517123846.3708-14-vidyas@nvidia.com>

[-- Attachment #1: Type: text/plain, Size: 1824 bytes --]

On Fri, May 17, 2019 at 06:08:44PM +0530, Vidya Sagar wrote:
> Synopsys DesignWare core based PCIe controllers in Tegra 194 SoC interface
> with Universal PHY (UPHY) module through a PIPE2UPHY (P2U) module.
> For each PCIe lane of a controller, there is a P2U unit instantiated at
> hardware level. This driver provides support for the programming required
> for each P2U that is going to be used for a PCIe controller.
> 
> Signed-off-by: Vidya Sagar <vidyas@nvidia.com>
> ---
> Changes since [v6]:
> * None
> 
> Changes since [v5]:
> * Addressed review comments from Thierry
> 
> Changes since [v4]:
> * None
> 
> Changes since [v3]:
> * Rebased on top of linux-next top of the tree
> 
> Changes since [v2]:
> * Replaced spaces with tabs in Kconfig file
> * Sorted header file inclusion alphabetically
> 
> Changes since [v1]:
> * Added COMPILE_TEST in Kconfig
> * Removed empty phy_ops implementations
> * Modified code according to DT documentation file modifications
> 
>  drivers/phy/tegra/Kconfig             |   7 ++
>  drivers/phy/tegra/Makefile            |   1 +
>  drivers/phy/tegra/pcie-p2u-tegra194.c | 109 ++++++++++++++++++++++++++
>  3 files changed, 117 insertions(+)
>  create mode 100644 drivers/phy/tegra/pcie-p2u-tegra194.c
> 
> diff --git a/drivers/phy/tegra/Kconfig b/drivers/phy/tegra/Kconfig
> index a3b1de953fb7..06d423fa85b4 100644
> --- a/drivers/phy/tegra/Kconfig
> +++ b/drivers/phy/tegra/Kconfig
> @@ -6,3 +6,10 @@ config PHY_TEGRA_XUSB
>  
>  	  To compile this driver as a module, choose M here: the module will
>  	  be called phy-tegra-xusb.
> +
> +config PHY_TEGRA194_PCIE_P2U
> +	tristate "NVIDIA Tegra P2U PHY Driver"

One more thing: perhaps make this description consistent with the driver
description in the source file.

Thierry

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

  parent reply	other threads:[~2019-05-21 11:00 UTC|newest]

Thread overview: 131+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-05-17 12:38 [PATCH V7 00/15] Add Tegra194 PCIe support Vidya Sagar
2019-05-17 12:38 ` Vidya Sagar
2019-05-17 12:38 ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 01/15] PCI: Add #defines for some of PCIe spec r4.0 features Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 02/15] PCI: Disable MSI for Tegra194 root port Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-21 10:27   ` Thierry Reding
2019-05-21 10:27     ` Thierry Reding
2019-05-21 16:47     ` Vidya Sagar
2019-05-21 16:47       ` Vidya Sagar
2019-05-21 16:47       ` Vidya Sagar
2019-05-21 19:34       ` Vidya Sagar
2019-05-21 19:34         ` Vidya Sagar
2019-05-21 19:34         ` Vidya Sagar
2019-05-21 19:36       ` Bjorn Helgaas
2019-05-21 19:36         ` Bjorn Helgaas
2019-05-21 19:36         ` Bjorn Helgaas
2019-05-22  8:07         ` Vidya Sagar
2019-05-22  8:07           ` Vidya Sagar
2019-05-22  8:07           ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 03/15] PCI: dwc: Perform dbi regs write lock towards the end Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-21 10:29   ` Thierry Reding
2019-05-21 10:29     ` Thierry Reding
2019-05-17 12:38 ` [PATCH V7 04/15] PCI: dwc: Move config space capability search API Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-21 10:29   ` Thierry Reding
2019-05-21 10:29     ` Thierry Reding
2019-05-21 21:17   ` Bjorn Helgaas
2019-05-21 21:17     ` Bjorn Helgaas
2019-05-22  8:56     ` Vidya Sagar
2019-05-22  8:56       ` Vidya Sagar
2019-05-22  8:56       ` Vidya Sagar
2019-05-22 14:02       ` Bjorn Helgaas
2019-05-22 14:02         ` Bjorn Helgaas
2019-05-24 14:46         ` Vidya Sagar
2019-05-24 14:46           ` Vidya Sagar
2019-05-24 14:46           ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 05/15] PCI: dwc: Add ext " Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-21 10:36   ` Thierry Reding
2019-05-21 10:36     ` Thierry Reding
2019-05-21 17:14     ` Vidya Sagar
2019-05-21 17:14       ` Vidya Sagar
2019-05-21 17:14       ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 06/15] dt-bindings: PCI: designware: Add binding for CDM register check Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-21 10:37   ` Thierry Reding
2019-05-21 10:37     ` Thierry Reding
2019-05-24 20:23   ` Rob Herring
2019-05-24 20:23     ` Rob Herring
2019-05-24 20:23     ` Rob Herring
2019-05-17 12:38 ` [PATCH V7 07/15] PCI: dwc: Add support to enable " Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-21 10:38   ` Thierry Reding
2019-05-21 10:38     ` Thierry Reding
2019-05-17 12:38 ` [PATCH V7 08/15] dt-bindings: Add PCIe supports-clkreq property Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-21 10:39   ` Thierry Reding
2019-05-21 10:39     ` Thierry Reding
2019-05-17 12:38 ` [PATCH V7 09/15] dt-bindings: PCI: tegra: Add device tree support for Tegra194 Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-21 10:51   ` Thierry Reding
2019-05-21 10:51     ` Thierry Reding
2019-05-21 18:00     ` Vidya Sagar
2019-05-21 18:00       ` Vidya Sagar
2019-05-21 18:00       ` Vidya Sagar
2019-05-24 20:26   ` Rob Herring
2019-05-24 20:26     ` Rob Herring
2019-05-17 12:38 ` [PATCH V7 10/15] dt-bindings: PHY: P2U: Add Tegra194 P2U block Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-21 10:52   ` Thierry Reding
2019-05-21 10:52     ` Thierry Reding
2019-05-17 12:38 ` [PATCH V7 11/15] arm64: tegra: Add P2U and PCIe controller nodes to Tegra194 DT Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 13:03   ` Ard Biesheuvel
2019-05-17 13:03     ` Ard Biesheuvel
2019-05-17 17:38     ` Vidya Sagar
2019-05-17 17:38       ` Vidya Sagar
2019-05-17 17:38       ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 12/15] arm64: tegra: Enable PCIe slots in P2972-0000 board Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-21 10:54   ` Thierry Reding
2019-05-21 10:54     ` Thierry Reding
2019-05-21 18:17     ` Vidya Sagar
2019-05-21 18:17       ` Vidya Sagar
2019-05-21 18:17       ` Vidya Sagar
2019-05-22 13:48       ` Thierry Reding
2019-05-22 13:48         ` Thierry Reding
2019-05-17 12:38 ` [PATCH V7 13/15] phy: tegra: Add PCIe PIPE2UPHY support Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-21 11:00   ` Thierry Reding
2019-05-21 11:00     ` Thierry Reding
2019-05-21 19:37     ` Vidya Sagar
2019-05-21 19:37       ` Vidya Sagar
2019-05-21 19:37       ` Vidya Sagar
2019-05-21 11:00   ` Thierry Reding [this message]
2019-05-21 11:00     ` Thierry Reding
2019-05-22  8:59     ` Vidya Sagar
2019-05-22  8:59       ` Vidya Sagar
2019-05-22  8:59       ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 14/15] PCI: tegra: Add Tegra194 PCIe support Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-21 11:41   ` Thierry Reding
2019-05-21 11:41     ` Thierry Reding
2019-05-22 12:05     ` Vidya Sagar
2019-05-22 12:05       ` Vidya Sagar
2019-05-22 12:05       ` Vidya Sagar
2019-05-22 14:14       ` Thierry Reding
2019-05-22 14:14         ` Thierry Reding
2019-05-24 18:07         ` Vidya Sagar
2019-05-24 18:07           ` Vidya Sagar
2019-05-24 18:07           ` Vidya Sagar
2019-05-17 12:38 ` [PATCH V7 15/15] arm64: Add Tegra194 PCIe driver to defconfig Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar
2019-05-17 12:38   ` Vidya Sagar

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20190521110053.GM29166@ulmo \
    --to=thierry.reding@gmail.com \
    --cc=bhelgaas@google.com \
    --cc=catalin.marinas@arm.com \
    --cc=devicetree@vger.kernel.org \
    --cc=gustavo.pimentel@synopsys.com \
    --cc=jingoohan1@gmail.com \
    --cc=jonathanh@nvidia.com \
    --cc=kishon@ti.com \
    --cc=kthota@nvidia.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=linux-tegra@vger.kernel.org \
    --cc=lorenzo.pieralisi@arm.com \
    --cc=mark.rutland@arm.com \
    --cc=mmaddireddy@nvidia.com \
    --cc=mperttunen@nvidia.com \
    --cc=robh+dt@kernel.org \
    --cc=sagar.tv@gmail.com \
    --cc=vidyas@nvidia.com \
    --cc=will.deacon@arm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.