From: Rob Herring <robh@kernel.org>
To: Ran Wang <ran.wang_1@nxp.com>
Cc: Li Yang <leoyang.li@nxp.com>, Mark Rutland <mark.rutland@arm.com>,
Pavel Machek <pavel@ucw.cz>,
"Rafael J . Wysocki" <rjw@rjwysocki.net>,
Len Brown <len.brown@intel.com>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
linuxppc-dev@lists.ozlabs.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org,
Ran Wang <ran.wang_1@nxp.com>
Subject: Re: [PATCH v4 2/3] Documentation: dt: binding: fsl: Add 'little-endian' and update Chassis define
Date: Thu, 13 Jun 2019 17:03:44 -0600 [thread overview]
Message-ID: <20190613230344.GA6005@bogus> (raw)
In-Reply-To: <20190520095238.29210-2-ran.wang_1@nxp.com>
On Mon, 20 May 2019 17:52:37 +0800, Ran Wang wrote:
> By default, QorIQ SoC's RCPM register block is Big Endian. But
> there are some exceptions, such as LS1088A and LS2088A, are Little
> Endian. So add this optional property to help identify them.
>
> Actually LS2021A and other Layerscapes won't totally follow Chassis
> 2.1, so separate them from powerpc SoC.
>
> Signed-off-by: Ran Wang <ran.wang_1@nxp.com>
> ---
> Change in v4:
> - Adjust indectation of 'ls1021a, ls1012a, ls1043a, ls1046a'.
>
> Change in v3:
> - None.
>
> Change in v2:
> - None.
>
> Documentation/devicetree/bindings/soc/fsl/rcpm.txt | 8 +++++++-
> 1 files changed, 7 insertions(+), 1 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
Cc: Li Yang <leoyang.li@nxp.com>, Mark Rutland <mark.rutland@arm.com>,
Pavel Machek <pavel@ucw.cz>,
"Rafael J . Wysocki" <rjw@rjwysocki.net>,
Len Brown <len.brown@intel.com>,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
linuxppc-dev@lists.ozlabs.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org,
Ran Wang <ran.wang_1@nxp.com>
Subject: Re: [PATCH v4 2/3] Documentation: dt: binding: fsl: Add 'little-endian' and update Chassis define
Date: Thu, 13 Jun 2019 17:03:44 -0600 [thread overview]
Message-ID: <20190613230344.GA6005@bogus> (raw)
In-Reply-To: <20190520095238.29210-2-ran.wang_1@nxp.com>
On Mon, 20 May 2019 17:52:37 +0800, Ran Wang wrote:
> By default, QorIQ SoC's RCPM register block is Big Endian. But
> there are some exceptions, such as LS1088A and LS2088A, are Little
> Endian. So add this optional property to help identify them.
>
> Actually LS2021A and other Layerscapes won't totally follow Chassis
> 2.1, so separate them from powerpc SoC.
>
> Signed-off-by: Ran Wang <ran.wang_1@nxp.com>
> ---
> Change in v4:
> - Adjust indectation of 'ls1021a, ls1012a, ls1043a, ls1046a'.
>
> Change in v3:
> - None.
>
> Change in v2:
> - None.
>
> Documentation/devicetree/bindings/soc/fsl/rcpm.txt | 8 +++++++-
> 1 files changed, 7 insertions(+), 1 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Ran Wang <ran.wang_1@nxp.com>
Cc: Mark Rutland <mark.rutland@arm.com>,
Len Brown <len.brown@intel.com>,
devicetree@vger.kernel.org,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
linux-pm@vger.kernel.org,
"Rafael J . Wysocki" <rjw@rjwysocki.net>,
linux-kernel@vger.kernel.org, Li Yang <leoyang.li@nxp.com>,
Pavel Machek <pavel@ucw.cz>, Ran Wang <ran.wang_1@nxp.com>,
linuxppc-dev@lists.ozlabs.org,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v4 2/3] Documentation: dt: binding: fsl: Add 'little-endian' and update Chassis define
Date: Thu, 13 Jun 2019 17:03:44 -0600 [thread overview]
Message-ID: <20190613230344.GA6005@bogus> (raw)
In-Reply-To: <20190520095238.29210-2-ran.wang_1@nxp.com>
On Mon, 20 May 2019 17:52:37 +0800, Ran Wang wrote:
> By default, QorIQ SoC's RCPM register block is Big Endian. But
> there are some exceptions, such as LS1088A and LS2088A, are Little
> Endian. So add this optional property to help identify them.
>
> Actually LS2021A and other Layerscapes won't totally follow Chassis
> 2.1, so separate them from powerpc SoC.
>
> Signed-off-by: Ran Wang <ran.wang_1@nxp.com>
> ---
> Change in v4:
> - Adjust indectation of 'ls1021a, ls1012a, ls1043a, ls1046a'.
>
> Change in v3:
> - None.
>
> Change in v2:
> - None.
>
> Documentation/devicetree/bindings/soc/fsl/rcpm.txt | 8 +++++++-
> 1 files changed, 7 insertions(+), 1 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Ran Wang <ran.wang_1@nxp.com>
Cc: Mark Rutland <mark.rutland@arm.com>,
Len Brown <len.brown@intel.com>,
devicetree@vger.kernel.org,
Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
linux-pm@vger.kernel.org,
"Rafael J . Wysocki" <rjw@rjwysocki.net>,
linux-kernel@vger.kernel.org, Li Yang <leoyang.li@nxp.com>,
Pavel Machek <pavel@ucw.cz>, Ran Wang <ran.wang_1@nxp.com>,
linuxppc-dev@lists.ozlabs.org,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v4 2/3] Documentation: dt: binding: fsl: Add 'little-endian' and update Chassis define
Date: Thu, 13 Jun 2019 17:03:44 -0600 [thread overview]
Message-ID: <20190613230344.GA6005@bogus> (raw)
In-Reply-To: <20190520095238.29210-2-ran.wang_1@nxp.com>
On Mon, 20 May 2019 17:52:37 +0800, Ran Wang wrote:
> By default, QorIQ SoC's RCPM register block is Big Endian. But
> there are some exceptions, such as LS1088A and LS2088A, are Little
> Endian. So add this optional property to help identify them.
>
> Actually LS2021A and other Layerscapes won't totally follow Chassis
> 2.1, so separate them from powerpc SoC.
>
> Signed-off-by: Ran Wang <ran.wang_1@nxp.com>
> ---
> Change in v4:
> - Adjust indectation of 'ls1021a, ls1012a, ls1043a, ls1046a'.
>
> Change in v3:
> - None.
>
> Change in v2:
> - None.
>
> Documentation/devicetree/bindings/soc/fsl/rcpm.txt | 8 +++++++-
> 1 files changed, 7 insertions(+), 1 deletions(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2019-06-13 23:03 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-05-20 9:52 [PATCH v4 1/3] PM: wakeup: Add routine to help fetch wakeup source object Ran Wang
2019-05-20 9:52 ` Ran Wang
2019-05-20 9:52 ` Ran Wang
2019-05-20 9:52 ` [PATCH v4 2/3] Documentation: dt: binding: fsl: Add 'little-endian' and update Chassis define Ran Wang
2019-05-20 9:52 ` Ran Wang
2019-05-20 9:52 ` Ran Wang
2019-06-13 23:03 ` Rob Herring [this message]
2019-06-13 23:03 ` Rob Herring
2019-06-13 23:03 ` Rob Herring
2019-06-13 23:03 ` Rob Herring
2019-05-20 9:52 ` [PATCH v4 3/3] soc: fsl: add RCPM driver Ran Wang
2019-05-20 9:52 ` Ran Wang
2019-05-20 9:52 ` Ran Wang
2019-06-04 7:06 ` [PATCH v4 1/3] PM: wakeup: Add routine to help fetch wakeup source object Ran Wang
2019-06-04 7:06 ` Ran Wang
2019-06-04 7:06 ` Ran Wang
2019-06-18 22:44 ` Rafael J. Wysocki
2019-06-18 22:44 ` Rafael J. Wysocki
2019-06-18 22:44 ` Rafael J. Wysocki
2019-06-19 9:36 ` Ran Wang
2019-06-19 9:36 ` Ran Wang
2019-06-19 9:36 ` Ran Wang
2019-06-19 9:36 ` Ran Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190613230344.GA6005@bogus \
--to=robh@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=gregkh@linuxfoundation.org \
--cc=len.brown@intel.com \
--cc=leoyang.li@nxp.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=mark.rutland@arm.com \
--cc=pavel@ucw.cz \
--cc=ran.wang_1@nxp.com \
--cc=rjw@rjwysocki.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.