From: Patchwork <patchwork@emeril.freedesktop.org>
To: Anshuman Gupta <anshuman.gupta@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✗ Fi.CI.CHECKPATCH: warning for DC3CO Support for TGL (rev9)
Date: Fri, 13 Sep 2019 12:17:48 -0000 [thread overview]
Message-ID: <20190913121748.32423.93220@emeril.freedesktop.org> (raw)
In-Reply-To: <20190913082339.1785-1-anshuman.gupta@intel.com>
== Series Details ==
Series: DC3CO Support for TGL (rev9)
URL : https://patchwork.freedesktop.org/series/64923/
State : warning
== Summary ==
$ dim checkpatch origin/drm-tip
c3f36fdec82d drm/i915/tgl: Add DC3CO required register and bits
0a2bd8b728de drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask
90dfa5c2071e drm/i915/tgl: Enable DC3CO state in "DC Off" power well
-:67: CHECK:USLEEP_RANGE: usleep_range is preferred over udelay; see Documentation/timers/timers-howto.rst
#67: FILE: drivers/gpu/drm/i915/display/intel_display_power.c:802:
+ udelay(200);
total: 0 errors, 0 warnings, 1 checks, 193 lines checked
de039280c902 drm/i915/tgl: Do modeset to enable and configure DC3CO exitline.
97cfc089ad24 drm/i915/tgl: DC3CO PSR2 helper
66cd4a46a92d drm/i915/tgl: switch between dc3co and dc5 based on display idleness
a6a25c98f5fa drm/i915/tgl: Add DC3CO counter in i915_dmc_info
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2019-09-13 12:17 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-09-13 8:23 [PATCH v8 0/7] DC3CO Support for TGL Anshuman Gupta
2019-09-13 8:23 ` [PATCH v8 1/7] drm/i915/tgl: Add DC3CO required register and bits Anshuman Gupta
2019-09-16 13:24 ` Animesh Manna
2019-09-13 8:23 ` [PATCH v8 2/7] drm/i915/tgl: Add DC3CO mask to allowed_dc_mask and gen9_dc_mask Anshuman Gupta
2019-09-16 13:25 ` Animesh Manna
2019-09-13 8:23 ` [PATCH v8 3/7] drm/i915/tgl: Enable DC3CO state in "DC Off" power well Anshuman Gupta
2019-09-23 16:21 ` Imre Deak
2019-09-13 8:23 ` [PATCH v8 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline Anshuman Gupta
2019-09-23 16:26 ` Imre Deak
2019-09-24 6:13 ` [PATCH v8 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline.y Anshuman Gupta
2019-09-25 9:10 ` [PATCH v8 4/7] drm/i915/tgl: Do modeset to enable and configure DC3CO exitline Anshuman Gupta
2019-09-25 12:26 ` Imre Deak
2019-09-13 8:23 ` [PATCH v8 5/7] drm/i915/tgl: DC3CO PSR2 helper Anshuman Gupta
2019-09-23 16:42 ` Imre Deak
2019-09-23 17:56 ` Anshuman Gupta
2019-09-13 8:23 ` [PATCH v8 6/7] drm/i915/tgl: switch between dc3co and dc5 based on display idleness Anshuman Gupta
2019-09-23 16:46 ` Imre Deak
2019-09-13 8:23 ` [PATCH v8 7/7] drm/i915/tgl: Add DC3CO counter in i915_dmc_info Anshuman Gupta
2019-09-13 12:17 ` Patchwork [this message]
2019-09-13 12:20 ` ✗ Fi.CI.SPARSE: warning for DC3CO Support for TGL (rev9) Patchwork
2019-09-13 12:37 ` ✓ Fi.CI.BAT: success " Patchwork
2019-09-14 10:21 ` ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190913121748.32423.93220@emeril.freedesktop.org \
--to=patchwork@emeril.freedesktop.org \
--cc=anshuman.gupta@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.